

Data sheet acquired from Harris Semiconductor SCHS208D

February 1998 - Revised August 2003

High-Speed CMOS Logic Quad Bilateral Switch

| Fea | tii | res |
|-----|-----|-------------|
| | LU | <i>1</i> C3 |

| • | Wide Analog-Input-Voltage Range 0V - 10 |
|---|---|
| • | Low "ON" Resistance |
| | - V _{CC} = 4.5V |
| | - V _{CC} = 9V |
| | |

- Fast Switching and Propagation Delay Times
- Low "OFF" Leakage Current
- Wide Operating Temperature Range . . . -55°C to 125°C
- HC Types
 - 2V to 10V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V and 10V
- HCT Types
 - Direct LSTTL Input Logic Compatibility,
 V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, I_I \leq 1 μ A at V_{OL}, V_{OH}

Description

The 'HC4066 and CD74HCT4066 contain four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These switches feature the characteristic linear "ON" resistance of the metal-gate CD4066B. Each switch is turned on by a high-level voltage on its control input.


Ordering Information

| PART NUMBER | TEMP. RANGE (°C) | PACKAGE |
|----------------|---------------------|--------------|
| CD54HC4066F3A | -55 to 125 | 14 Ld CERDIP |
| CD74HC4066E | -55 to 125 | 14 Ld PDIP |
| CD74HC4066M | -55 to 125 | 14 Ld SOIC |
| CD74HC4066MT | -55 to 125 | 14 Ld SOIC |
| CD74HC4066M96 | -55 to 125 | 14 Ld SOIC |
| CD74HC4066PW | -55 to 125 | 14 Ld TSSOP |
| CD74HC4066PWR | -55 to 125 | 14 Ld TSSOP |
| CD74HC4066PWT | -55 to 125 | 14 Ld TSSOP |
| CD74HCT4066E | -55 to 125 | 14 Ld PDIP |
| CD74HCT4066M | -55 to 125 | 14 Ld SOIC |
| CD74HCT4066MT | -55 to 125 | 14 Ld SOIC |
| CD74HCT4066M96 | -55 to 125 | 14 Ld SOIC |


NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

Pinout

CD54HC4066 (CERDIP) CD74HC4066 (PDIP, SOIC, TSSOP) CD74HCT4066 (PDIP, SOIC) TOP VIEW



Functional Diagram




TRUTH TABLE

| INPUT nE | SWITCH |
|-------------|--------|
| L | Off |
| Н | On |

H= High Level L= Low Level

Logic Diagram



Absolute Maximum Ratings

| DC Supply Voltage, V _{CC} |
|---|
| HCT Types0.5V to 7V |
| HC Types0.5V to 10.5V |
| DC Input Diode Current, I _{IK} |
| For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ |
| DC Switch Current, I _O (Note 1) |
| For $-0.5V < V_O < V_{CC} + 0.5V$ |
| DC Output Diode Current, IOK |
| For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ |
| DC Output Source or Sink Current per Output Pin, IO |
| For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$ ±25mA |
| DC V _{CC} or Ground Current, I _{CC} |
| |

Thermal Information

| Thermal Resistance (Typical, Note 2) | $\theta_{\sf JA}$ |
|---|----------------------|
| E (PDIP) Package | 80°C/W |
| M (SOIC) Package | 86°C/W |
| PW (TSSOP) Package | 113 ⁰ C/W |
| Maximum Junction Temperature (Hermetic Package or Die |) 175 ⁰ C |
| Maximum Junction Temperature (Plastic Package) | 150 ^o C |
| Maximum Storage Temperature Range65 ^c | °C to 150°C |
| Maximum Lead Temperature (Soldering 10s) | 300°C |
| (SOIC - Lead Tips Only) | |
| | |

Operating Conditions

| Temperature Range, T _A 55°C to 125°C Supply Voltage Range, V _{CC} | С |
|---|----|
| HC Types2V to 10 ³ | ٧ |
| HCT Types | V |
| DC Input or Output Voltage, $V_I, V_O \dots 0V$ to V_{Cl} | С |
| Input Rise and Fall Time | |
| 2V | () |
| 4.5V 500ns (Max | () |
| 6V | () |
| | |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- In certain applications, the external load-resistor current may include both V_{CC} and signal-line components. To avoid drawing V_{CC} current when switch current flows into the transmission gate inputs, (terminals 1, 4, 8 and 11) the voltage drop across the bidirectional switch must not exceed 0.6V (calculated from R_{ON} values shown in the DC Electrical Specifications Table). No V_{CC} current will flow through R_Lif the switch current flows into terminals 2, 3, 9 and 10.
- 2. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

| | | | ST ITIONS | | | 25°C | | -40°C 1 | O 85°C | -55°C T | O 125°C | |
|---|-----------------|---------------------------|---------------------------|---------------------|------|------|------|---------|--------|---------|---------|-------|
| PARAMETER | SYMBOL | V _I (V) | V _{IS} (V) | V _{CC} (V) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| HC TYPES | | | | | | | | | | | | |
| High Level Input | V _{IH} | - | - | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | V |
| Voltage | | | | 4.5 | 3.15 | - | - | 3.15 | - | 3.15 | - | V |
| | | | | 9 | 6.3 | - | - | 6.3 | - | 6.3 | - | V |
| Low Level Input | V _{IL} | - | - | 2 | - | - | 0.5 | - | 0.5 | - | 0.5 | V |
| Voltage | | | | 4.5 | - | - | 1.35 | - | 1.35 | - | 1.35 | V |
| | | | | 9 | - | - | 2.7 | - | 2.7 | - | 2.7 | V |
| Input Leakage Current (Any Control) | I _{IL} | V _{CC} or GND | - | 10 | - | - | ±0.1 | - | ±1 | - | ±1 | μА |
| Off-Switch Leakage Current | IZ | V _{IL} | V _{CC} or GND | 10 | - | - | ±0.1 | - | ±1 | - | ±1 | μΑ |

DC Electrical Specifications (Continued)

| | | | ST ITIONS | | | 25°C | | -40°C T | O 85°C | -55°C T | O 125°C | |
|--|------------------------------|---------------------------|---------------------------|---------------------|-----|------|------|---------|--------|---------|---------|-------|
| PARAMETER | SYMBOL | V _I (V) | V _{IS} (V) | V _{CC} (V) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| "ON" Resistance | R _{ON} | V _{CC} | V _{CC} or | 4.5 | - | 25 | 80 | - | 106 | - | 128 | Ω |
| I _O = 1mA (Figure 1) | | | GND | 6 | - | 20 | 75 | - | 94 | - | 113 | Ω |
| | | | | 9 | - | 15 | 60 | - | 78 | - | 95 | Ω |
| | | | V _{CC} to | 4.5 | ı | 35 | 95 | - | 118 | - | 142 | Ω |
| | | | GND | 6 | i | 24 | 84 | - | 105 | - | 126 | Ω |
| | | | | 9 | ı | 16 | 70 | - | 88 | - | 105 | Ω |
| "ON" Resistance | ΔR _{ON} | V _{CC} | - | 4.5 | ı | 1 | - | - | - | - | - | Ω |
| Between Any Two Switches | | | | 6 | ı | 0.75 | - | - | - | - | - | Ω |
| | | | | 9 | ı | 0.5 | - | - | - | - | - | Ω |
| Quiescent Device | Icc | V _{CC} or | - | 6 | i | - | 2 | - | 20 | - | 40 | μΑ |
| Current | | GND | | 10 | ı | - | 16 | - | 160 | - | 320 | μА |
| HCT TYPES | | | | | | | | | | | | |
| High Level Input Voltage | V _{IH} | - | - | 4.5 to 5.5 | 2 | - | - | 2 | - | 2 | - | V |
| Low Level Input Voltage | V _{IL} | - | - | 4.5 to 5.5 | - | - | 0.8 | - | 0.8 | - | 0.8 | V |
| Input Leakage Current (Any Control) | I _{IL} | V _{CC} or GND | - | 5.5 | - | - | ±0.1 | - | ±1 | - | ±1 | μА |
| Off-Switch Leakage Current | IZ | V _{IL} | V _{CC} or GND | 5.5 | - | - | ±0.1 | - | ±1 | - | ±1 | μА |
| "ON" Resistance I _O = 1mA | R _{ON} | Vcc | V _{CC} or GND | 4.5 | - | 25 | 80 | - | 106 | - | 128 | Ω |
| (Figure 1) | | | V _{CC} to GND | 4.5 | - | 35 | 95 | - | 118 | - | 142 | Ω |
| "ON" Resistance Between Any Two Switches | ΔR _{ON} | V _{CC} | - | 4.5 | - | 1 | - | - | - | - | - | Ω |
| Quiescent Device Current | I _{CC} | V _{CC} or GND | - | 5.5 | - | - | 2 | - | 20 | - | 40 | μА |
| Additional Quiescent Device Current Per Input Pin: 1 Unit Load | ΔI _{CC} (Note 3) | V _{CC} - 2.1 | - | 4.5 to 5.5 | - | 100 | 360 | - | 450 | - | 490 | μА |

NOTE:

HCT Input Loading Table

| INPUT | UNIT LOADS |
|-------|------------|
| All | 1 |

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g., $360\mu A$ max at $25^{\circ}C$.

^{3.} For dual-supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

Switching Specifications Input t_r , t_f = 6ns

| | | TEST | v _{cc} | | 25°C | | -40°C 1 | O 85°C | -55°C TO 125°C | | |
|--|-------------------------------------|-----------------------|-----------------|---|------|-----|---------|--------|----------------|-----|-------|
| PARAMETER | SYMBOL | CONDITIONS | | | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| HC TYPES | | | | • | • | | | • | • | • | |
| Propagation Delay Time | t _{PLH} , t _{PHL} | C _L = 50pF | 2 | - | - | 60 | - | 75 | - | 90 | ns |
| Switch In to Out | | | 4.5 | - | - | 12 | - | 15 | - | 18 | ns |
| | | | 9 | - | - | 8 | - | 11 | - | 13 | ns |
| | | C _L = 15pF | 5 | - | 4 | - | - | - | - | - | ns |
| Propagation Delay Time | t _{PZH} , t _{PZL} | C _L = 50pF | 2 | - | - | 100 | - | 125 | - | 150 | ns |
| Switch Turn On Delay | | | 4.5 | - | - | 20 | - | 25 | - | 30 | ns |
| | | | 9 | - | - | 12 | - | 15 | - | 18 | ns |
| | | C _L = 15pF | 5 | - | 8 | - | - | - | - | - | ns |
| Propagation Delay Time | t _{PHZ} , t _{PLZ} | C _L = 50pF | 2 | - | - | 150 | - | 190 | - | 225 | ns |
| Switch Turn Off Delay | | | 4.5 | - | - | 30 | - | 38 | - | 45 | ns |
| | | | 9 | - | - | 24 | - | 30 | - | 36 | ns |
| | | C _L = 15pF | 5 | - | 12 | - | - | - | - | - | ns |
| Input (Control) Capacitance | Cl | - | - | - | - | 10 | - | 10 | - | 10 | pF |
| Power Dissipation Capacitance (Notes 4, 5) | C _{PD} | - | 5 | - | 25 | - | - | - | - | - | pF |
| HCT TYPES | • | | | • | • | | | | | | |
| Propagation Delay Time | t _{PLH} , t _{PHL} | C _L = 50pF | 4.5 | - | - | 12 | - | 15 | - | 18 | ns |
| Switch In to Out | | C _L = 15pF | 5 | - | 4 | - | - | - | - | - | ns |
| Propagation Delay Time | t _{PZH} , t _{PZL} | C _L = 50pF | 4.5 | - | - | 24 | - | 30 | - | 36 | ns |
| Switch Turn On Delay | | C _L = 15pF | 5 | - | 9 | - | - | - | - | - | ns |
| Propagation Delay Time | t _{PHZ} , t _{PLZ} | C _L = 50pF | 4.5 | - | - | 35 | - | 44 | - | 53 | ns |
| Switch Turn Off Delay | | C _L = 15pF | 5 | - | 14 | - | - | - | - | - | ns |
| Input (Control) Capacitance | Cl | - | - | - | - | 10 | - | 10 | - | 10 | pF |
| Power Dissipation Capacitance (Notes 4, 5) | C _{PD} | - | 5 | - | 38 | - | - | - | - | - | pF |

NOTES:

- 4. C_{PD} is used to determine the dynamic power consumption, per package.
 5. P_D = C_{PD} V_{CC}² f_i + Σ (C_L + C_S) V_{CC}² f_o where f_i = input frequency, f_o = output frequency, C_L = output load capacitance, C_S = switch capacitance, V_{CC} = supply voltage.

Analog Channel Specifications $T_A = 25^{\circ}C$

| PARAMETER | TEST CONDITIONS | V _{CC} (V) | HC4066 | CD74HCT4066 | UNITS |
|--|--|---------------------|--------|-------------|-------|
| Switch Frequency Response Bandwidth at -3dB Figure 2 | Figure 5, Notes 6, 7 | 4.5 | 200 | 200 | MHz |
| Cross Talk Between Any Two Switches Figure 3 | Figure 4, Notes 7, 8 | 4.5 | -72 | -72 | dB |
| Total Harmonic Distortion | Figure 6, 1kHz, V _{IS} = 4V _{P-P} | 4.5 | 0.022 | 0.023 | % |
| | Figure 6, 1kHz, V _{IS} = 8V _{P-P} | 9 | 0.008 | N/A | % |


Analog Channel Specifications $T_A = 25^{\circ}C$ (Continued)

| PARAMETER | TEST CONDITIONS | V _{CC} (V) | HC4066 | CD74HCT4066 | UNITS |
|--|----------------------|---------------------|--------|-------------|-------|
| Control to Switch Feedthrough Noise | Figure 7 | 4.5 | 200 | 130 | mV |
| | | 9 | 550 | N/A | mV |
| Switch "OFF" Signal Feedthrough Figure 3 | Figure 8, Notes 7, 8 | 4.5 | -72 | -72 | dB |
| Switch Input Capacitance, C _S | | - | 5 | 5 | pF |

NOTES:

- 6. Adjust input level for 0dBm at output, f = 1MHz.
- 7. V_{IS} is centered at $V_{CC}/2$.
- 8. Adjust input for 0dBm at V_{IS}.

Typical Performance Curves



C_L = 10pF V_{CC} = 4.5V R_L = 50Ω T_A = 25°C PIN 4 TO 3 FREQUENCY, f (Hz)

FIGURE 1. TYPICAL "ON" RESISTANCE vs INPUT SIGNAL VOLTAGE

FIGURE 2. SWITCH FREQUENCY RESPONSE, $V_{CC} = 4.5V$





FIGURE 3. SWITCH-OFF SIGNAL FEEDTHROUGH AND CROSSTALK vs FREQUENCY, $V_{CC} = 4.5V$

Analog Test Circuits







FIGURE 4. CROSSTALK BETWEEN TWO SWITCHES TEST CIRCUIT







FIGURE 5. FREQUENCY RESPONSE TEST CIRCUIT

FIGURE 6. TOTAL HARMONIC DISTORTION TEST CIRCUIT







FIGURE 7. CONTROL-TO-SWITCH FEEDTHROUGH NOISE TEST CIRCUIT

FIGURE 8. SWITCH OFF SIGNAL FEEDTHROUGH

Test Circuits and Waveforms






FIGURE 9. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

FIGURE 10. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

30-Jun-2023 www.ti.com

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|--------------------|--------------|---------------------------------|---------|
| 5962-8950701CA | ACTIVE | CDIP | J | 14 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8950701CA CD54HC4066F3A | Samples |
| CD54HC4066F3A | ACTIVE | CDIP | J | 14 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8950701CA CD54HC4066F3A | Samples |
| CD74HC4066E | LIFEBUY | PDIP | N | 14 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HC4066E | |
| CD74HC4066EE4 | LIFEBUY | PDIP | N | 14 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HC4066E | |
| CD74HC4066M | LIFEBUY | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4066M | |
| CD74HC4066M96 | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4066M | Samples |
| CD74HC4066M96E4 | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4066M | Samples |
| CD74HC4066ME4 | LIFEBUY | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4066M | |
| CD74HC4066MG4 | LIFEBUY | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4066M | |
| CD74HC4066MT | LIFEBUY | SOIC | D | 14 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC4066M | |
| CD74HC4066PW | LIFEBUY | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HP4066 | |
| CD74HC4066PWR | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HP4066 | Samples |
| CD74HC4066PWT | LIFEBUY | TSSOP | PW | 14 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HP4066 | |
| CD74HCT4066E | LIFEBUY | PDIP | N | 14 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HCT4066E | |
| CD74HCT4066M | ACTIVE | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4066M | Samples |
| CD74HCT4066M96 | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4066M | Samples |
| CD74HCT4066MT | ACTIVE | SOIC | D | 14 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT4066M | Samples |

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2023

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC4066, CD74HC4066, CD74HCT4066;

Catalog: CD74HC4066

Automotive: CD74HCT4066-Q1

Military: CD54HC4066

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2023

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2023

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD74HC4066M96 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HC4066MT | SOIC | D | 14 | 250 | 180.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HC4066PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HC4066PWT | TSSOP | PW | 14 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74HCT4066M96 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74HCT4066MT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |



www.ti.com 1-Jul-2023



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD74HC4066M96 | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |
| CD74HC4066MT | SOIC | D | 14 | 250 | 210.0 | 185.0 | 35.0 |
| CD74HC4066PWR | TSSOP | PW | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| CD74HC4066PWT | TSSOP | PW | 14 | 250 | 356.0 | 356.0 | 35.0 |
| CD74HCT4066M96 | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |
| CD74HCT4066MT | SOIC | D | 14 | 250 | 210.0 | 185.0 | 35.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2023

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|---------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| CD74HC4066E | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HC4066E | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HC4066EE4 | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HC4066EE4 | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HC4066M | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| CD74HC4066ME4 | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| CD74HC4066MG4 | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| CD74HC4066PW | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| CD74HCT4066E | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HCT4066E | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HCT4066M | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated