

# **Application Note: SM80591E**


High Efficiency, 1.5MHz, 1A **Synchronous Step Down Regulator** 

## **General Description**

The SM80591E is a high efficiency 1.5MHz synchronous step down DC/DC regulator capable of delivering up to 1A output current. It can operate over a wide input voltage range from 2.5V to 5.5V and integrates main switch and synchronous switch with very low R<sub>DS(ON)</sub> to minimize the conduction loss.

The low output voltage ripple, the small external inductor and the capacitor sizes are achieved with 1.5MHz switching frequency.

## **Ordering Information**



Ordering Number	Package type	Note
SM80591EIKD	DFN1.1×0.9-6	

#### **Features**

- 2.5V to 5.5V Input Voltage Range
- Low  $R_{DS(ON)}$  for Internal Switches (Top/Bottom)  $170m\Omega\,/100m\Omega$
- High Switching Frequency 1.5MHz Minimizes the External Components
- Internal Soft-start Limits the Inrush Current
- 100% Dropout Operation
- Reliable Short Circuit Protection
- Output Auto Discharge Function
- RoHS Compliant and Halogen Free
- Compact Package: DFN1.1×0.9-6

## **Applications**

- Set Top Box
- **USB** Dongle
- Media Player
- Smart phone

## **Typical Applications**




Figure 1. Schematic Diagram

#### Inductor and C<sub>OUT</sub> Selection Table

	$V_{OUT}$	L	-	C <sub>out</sub> [µF	]
	[V]	[ µH]	4.7	10	22
	1.2	1.5		٧	٧
	1.2	2.2		☆	٧
	1.8	1.5		٧	٧
	1.8	2.2			٧
	3.3	2.2		☆	٧

Note: '☆' means recommended for most applications.





Figure 2. Efficiency vs. Output Current



# Pinout (Top View)



(DFN1.1×0.9-6)

**Top Mark:** dxyz (device code: d, x=year code, y=week code, z= lot number code)

Pin Name	Pin Number	Pin Description
LX	1	Inductor pin. Connect this pin to the switching node of the inductor.
EN	2	Enable control. Pull high to turn on. Do not leave it floating.
PG	3	Power good indicator (open drain output). Low if the output < 90% or the output >120% of regulation voltage; High otherwise. Connect a pull-up resistor to the input.
FB	4	Output feedback pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: $V_{OUT}=0.6 \times (1+R_H/R_L)$ .
GND	5	Ground pin.
VIN	6	Input pin. Decouple this pin to the GND pin with at least a 10 µF ceramic capacitor.

# ${\bf Absolute\ Maximum\ Ratings\ (Note\ 1)}$

$-0.3V$ to $V_{IN} + 0.6V$
0.3V $^{(*1)}$ to 6.0V $^{(*2)}$ $^{(*3)}$
1W
100 °C/W
25 °C/W
260 ℃

# **Recommended Operating Conditions** (Note 4)

Supply Input Voltage	2.5V to 5.5V
Junction Temperature Range	
Ambient Temperature Range	



### **Electrical Characteristics**

 $(V_{IN} = 5V, V_{OUT} = 1.8V, L = 2.2\mu H, C_{OUT} = 10\mu F, T_A = 25 \, ^{\circ}C$ , unless otherwise specified)

Parameter	Symbol	<b>Test Conditions</b>	Min	Тур	Max	Unit
Input Voltage Range	$V_{IN}$		2.5		5.5	V
Input UVLO Threshold	$V_{\rm UVLO}$			2.45	2.5	V
Input UVLO Hysteresis	V <sub>YST</sub>			150		mV
Shutdown Current	I <sub>SHDN</sub>	V <sub>EN</sub> =0V		0.1	1	μΑ
Feedback Reference Voltage	$V_{REF}$	I <sub>OUT</sub> =0A, CCM	0.591	0.6	0.609	V
LX Node Discharge Resistance	R <sub>DIS</sub>			50		Ω
Top FET Ron	R <sub>DS(ON)1</sub>			170		mΩ
Bottom FET R <sub>ON</sub>	R <sub>DS(ON)2</sub>			100		mΩ
EN Input Voltage High	$V_{EN,H}$		1.2			V
EN Input Voltage Low	$V_{EN,L}$				0.4	V
EN Leakage Current	$I_{EN}$		-2		2	μΑ
PG Threshold for Under Voltage	$V_{PG,UVP}$			90		%
Detection	V PG,UVP			90		70
PG Low Delay Time for Under	t <sub>UVP,DLY</sub>			15		us
Voltage Detection	TO VP,DLY			13		us
PG Threshold for Over Voltage	$V_{PG,OVP}$			120		%
Detection	10,011					, ,
PG Low Delay Time for Over	t <sub>OVP,DLY</sub>			15		us
Voltage Detection	,			50		
Min ON Time	t <sub>ON,MIN</sub>		100	50		ns
Maximum Duty Cycle	$D_{MAX}$	C TOTAL 1 TAX	100			%
Turn on Delay Time	t <sub>ON,DLY</sub>	from EN high to LX start		0.25		ms
,	·	switching		0.75		
Soft-start Time	t <sub>SS</sub>	V <sub>OUT</sub> from 0% to 100%		0.75		ms
Switching Frequency	fsw	I <sub>OUT</sub> =0A, CCM		1.5		MHz
Top FET Current Limit	I <sub>LMT,TOP</sub>		1.4		2.5	A
Bottom FET Reverse Current Limit	I <sub>LMT,RVS</sub>		0.3		0.85	A
Output Under Voltage Protection Threshold	$V_{UVP}$			50		%V <sub>REF</sub>
Output UVP Delay	t <sub>UVP,DLY</sub>			10		μs
UVP Hiccup On Time	t <sub>UVP,ON</sub>			1.45		ms
UVP Hiccup Off Time	t <sub>UVP,OFF</sub>			1.45		ms
Thermal Shutdown Temperature	T <sub>SD</sub>			160		$\mathcal{C}$
Thermal Shutdown Hysteresis	T <sub>HYS</sub>			20		$\mathcal{C}$

**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Note 2:  $\theta_{JA}$  of SM80591EIKD is measured in the natural convection at  $T_A = 25 \, \text{C}$  on a 2-oz two-layer Silergy evaluation board. Pin 1 is the case position for SM80591EIKD  $\theta_{JC}$  measurement.


**Note3:** The voltage is measured by 500MHz bandwidth oscilloscope. Probe point should be the LX and GND pins, and the loop formed by probe tip and ground ring should be minimized to avoid noise coupling.


**Note4:** The device is not guaranteed to function outside its operating conditions.





# $\begin{tabular}{ll} \textbf{Typical Performance Characteristics}\\ (T_A=25~C,~V_{IN}=5V,~V_{OUT}=1.8V,~L=2.2\mu H,~C_{OUT}=10\mu F,~unless~otherwise~noted.) \end{tabular}$





















# $\begin{array}{c} \textbf{Startup from Enable} \\ (V_{\text{IN}}\text{=}5.0\text{V}, \, V_{\text{OUT}}\text{=}1.8\text{V}, \, R_{\text{LOAD}}\text{=}1.8\Omega) \end{array}$



Time (200µs/div)

# Shutdown from Enable (V<sub>IN</sub>=5.0V, V<sub>OUT</sub>=1.8V, R<sub>LOAD</sub>=1.8 $\Omega$ )






Time (20µs/div)

#### **Short Circuit Protection**






Time (2ms/div)

#### **Short Circuit Protection**

( $V_{IN}$ =5.0V,  $V_{OUT}$ =1.8V,  $I_{O}$ =1A ~ Short)



Time (2ms/div)



### **Operation**

The SM80591E is a high efficiency 1.5MHz synchronous step down DC/DC regulator capable of delivering up to 1A output current. It can operate over a wide input voltage range from 2.5V to 5.5V and integrates main switch and synchronous switch with very low  $R_{\rm DS(ON)}$  to minimize the conduction loss.

The SM80591E is in a space saving, low profile DFN1.1×0.9-6 package.

## **Applications Information**

Because of the high integration in the SM80591E, the application circuit based on this regulator is rather simple. Only input capacitor  $C_{\rm IN}$ , output capacitor  $C_{\rm OUT}$ , output inductor L and feedback resistors ( $R_{\rm H}$  and  $R_{\rm L})$  need to be selected for the targeted application specifications.

#### Feedback Resistor Dividers R<sub>H</sub> and R<sub>L</sub>

Choose  $R_H$  and  $R_L$  to program the proper output voltage. A value of between  $1k\Omega$  and  $1M\Omega$  is recommended for both resistors. If  $R_L$  =120k $\Omega$  is chosen, then  $R_H$  can be calculated to be:

$$R_{\text{H}} = \frac{(V_{\text{OUT}} - 0.6\,V) \cdot R_{\text{L}}}{0.6V}$$

#### Input Capacitor CIN

A typical X5R or better grade ceramic capacitor with 6.3V rating and greater than 10uF capacitance is recommended. To minimize the potential noise problem, this ceramic capacitor should be placed really close to the IN and GND pins. Care should be taken to minimize the loop area formed by  $C_{\rm IN}$ , and IN/GND pins.

#### Output Inductor L

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{\text{OUT}}(1 - V_{\text{OUT}}/V_{\text{IN,MAX}})}{f_{\text{SW}} \times I_{\text{OUT,MAX}} \times 40\%}$$

Where  $f_{SW}$  is the switching frequency and  $I_{OUT,MAX}$  is the maximum load current.

2) For FCCM mode converter, in order to avoid the Reverse Current Limit (0.3A min) being triggered at open load condition, when choosing the inductance, we have to make sure the 1/2 inductor ripple current (△I) is smaller than the Reverse Current Limit threshold. Otherwise the output voltage will be charged to higher value. The 1/2 inductor ripple current is calculated as:

$$\frac{1}{2}\Delta I = \frac{V_{\text{OUT}}(V_{\text{IN}} - V_{\text{OUT}})}{2 \times L \times f_{\text{SW}} \times V_{\text{IN}}} \le 0.3$$

Where fsw is the switching frequency and 0.3 is Bottom FET Reverse Current Limit. So the inductance can be calculated as:

$$L \ge \frac{V_{\text{OUT}}(V_{\text{IN}} \text{-} V_{\text{OUT}})}{0.6 \times V_{\text{IN}} \times f_{\text{SW}}}$$

 The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT, MIN} > I_{OUT, MAX} + \frac{V_{OUT}(1-V_{OUT}/V_{IN, MAX})}{2 \times f_{SW} \times L}$$

4) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50m $\Omega$  to achieve a good overall efficiency.

#### **Load Transient Considerations**

The SM80591E integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a 22pF ceramic capacitor in parallel with  $R_{\rm H}$  may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.

#### **Layout Design**

The layout design of the SM80591E is relatively simple. For the best efficiency and to minimize noise problems, the following components should be placed close to the IC:  $C_{\rm IN}$ , L,  $R_{\rm H}$  and  $R_{\rm L}$ .

 It is desirable to maximize the PCB copper area connecting to the GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable. Reasonable paths are suggested to be placed underneath the ground pad to enhance the soldering quality and thermal performance.



- 2)  $C_{\rm IN}$  must be close to Pins IN and GND. The loop area formed by  $C_{\rm IN}$  and GND must be minimized.
- The PCB copper area associated with the LX pin must be minimized to avoid the potential noise problem.
- 4) The components  $R_H$  and  $R_L$ , and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.





Figure 3. PCB Layout Suggestion



# **DFN1.1×0.9-6 Package Outline Drawing**




Notes: 1, All dimension in millimeter and exclude mold flash & metal burr 2, center line refers chip body center



# **Taping & Reel Specification**


## 1. Taping orientation

**DFN1.1×0.9-6** 



Feeding direction ----

## 2. Carrier Tape & Reel specification for packages



Package type	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
DFN1.1×0.9-6	8	4	7''	400	160	3000

## 3. Others: NA



# **Revision History**

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
Mar.26, 2021	Revision 0.9	Initial Release



#### IMPORTANT NOTICE

- 1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

©2021 Silergy Corp.

All Rights Reserved.