


# JK-nSMD025 PPTC DEVICES Part Number: Q/JKTD-16-025



#### Solder reflow conditions



Pb-Free Assembly
3°C/second max.
150°C
200°C
60-120 seconds
217°C
60-150 seconds
260°C
ure
30 seconds max.
3°C/second max.
8 minutes max.

• Recommended reflow methods: IR, vapor phase oven, hot air oven, N2 environment for lead-free.

• Devices are not designed to be wave soldered to the bottom side of the board.

• Recommended maximum paste thickness is 0.25mm (0.010inch).

• Devices can be cleaned using standard industry methods and solvents.

• Soldering temprature profile meets RoHs leadfree process.

Note: All temperatures refer to topside of the package, measured on the package body surface.

Notes: If reflow temperatures exceed the recommended profile, devices may not meet the performance requirements


Edition: A0 Page No: 2 OF 3

## JK-nSMD025 PPTC DEVICES Part Number: Q/JKTD-16-025





### Recommended pad layout (mm)



### WARNING

 $\cdot$  Use PPTC beyond the maximum ratings or improper use may result in device damage and possible electrical arcing and flame.

 $\cdot$  PPTC are intended for protection against occasional over current or over temperature fault conditions and should not be used when repeated fault conditions or prolonged trip events are anticipated.

• Device performance can be impacted negatively if devices are handled in a manner inconsistent with recommended electronic, thermal, and mechanical procedures for electronic components.

· Use PPTC with a large inductance in circuit will generate a circuit voltage (L di/dt) above the rated voltage of the PPTC.

 $\cdot$  Avoid impact PPTC device its thermal expansion like placed under pressure or installed in limited space.

 $\cdot$  Contamination of the PPTC material with certain silicon based oils or some aggressive solvents can adversely impact the performance of the devices.PPTC SMD can be cleaned by standard methods.

 $\cdot$  Requests that customers comply with our recommended solder pad layouts and recommended reflow profile. Improper board layouts or reflow profilecould negatively impact solderability performance of our devices.

Edition: A0 Page No: 3 OF 3