


IV1Q06040L1 – 650V 40mΩ SiC MOSFET

Features

- High blocking voltage with low on-resistance
- High speed switching with low capacitance
- High operating junction temperature capability
- Very fast and robust intrinsic body diode
- Kelvin source pin easing driver circuit design

Outline:




TOLL

Applications

- UPS
- Motor drivers
- EV/HEV drivers
- High voltage DC/DC converters
- Switch mode power supplies

Marking Diagram:



1Q06040L1 = Specific Device Code
 YY = Year
 WW = Work Week
 Z = Assembly Location
 XXXX = Lot Traceability

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Value	Unit	Test Conditions	Note
V_{DS}	Drain-Source voltage	650	V	$V_{GS}=0\text{V}$, $I_D=100\mu\text{A}$	
$V_{GS\max}(\text{DC})$	Maximum DC voltage	-5 to 22	V	Static (DC)	
$V_{GS\max}(\text{Spike})$	Maximum spike voltage	-10 to 25	V	<1% duty cycle, and pulse width<200ns	
$V_{GS\text{on}}$	Recommended turn-on voltage	20 ± 0.5	V		
$V_{GS\text{off}}$	Recommended turn-off voltage	-3.5 to -2	V		
I_D	Drain current (continuous)	63.5	A	$V_{GS}=20\text{V}$, $T_c=25^\circ\text{C}$	Fig. 21
		46.4	A	$V_{GS}=20\text{V}$, $T_c=100^\circ\text{C}$	
I_{DM}	Drain current (pulsed)	158.7	A	Pulse width limited by SOA	Fig. 24
P_{TOT}	Total power dissipation	247.9	W	$T_c=25^\circ\text{C}$	Fig. 22
T_{stg}	Storage temperature range	-55 to 175	°C		
T_J	Operating junction temperature	-55 to 175	°C		
T_L	Solder Temperature	260	°C	wave soldering only allowed at leads, 1.6mm from case for 10 s	

Thermal Data

Symbol	Parameter	Value	Unit	Note
$R_{\theta(J-C)}$	Thermal Resistance from Junction to Case	0.605	°C/W	Fig. 23

Electrical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Value			Unit	Test Conditions	Note		
		Min.	Typ.	Max.					
I_{DSS}	Zero gate voltage drain current		3	100	μA	$V_{DS}=650\text{V}, V_{GS}=0\text{V}$			
I_{GSS}	Gate leakage current			± 100	nA	$V_{DS}=0\text{V}, V_{GS}=-5\text{~}20\text{V}$			
V_{TH}	Gate threshold voltage	1.8	3.2	5	V	$V_{GS}=V_{DS}, I_D=6.1\text{mA}$	Fig. 8, 9		
			2.2			$V_{GS}=V_{DS}, I_D=6.1\text{mA}$ $@ T_c=175^\circ\text{C}$			
R_{ON}	Static drain-source on-resistance		40	55	$\text{m}\Omega$	$V_{GS}=20\text{V}, I_D=20\text{A}$ $@ T_J=25^\circ\text{C}$	Fig. 4, 5, 6, 7		
			53		$\text{m}\Omega$	$V_{GS}=20\text{V}, I_D=20\text{A}$ $@ T_J=175^\circ\text{C}$			
C_{iss}	Input capacitance		2692		pF	$V_{DS}=600\text{V}, V_{GS}=0\text{V},$ $f=1\text{MHz}, V_{AC}=25\text{mV}$	Fig. 16		
C_{oss}	Output capacitance		179		pF				
C_{rss}	Reverse transfer capacitance		10.8		pF				
E_{oss}	C_{oss} stored energy		35.6		μJ				
Q_g	Total gate charge		110.8		nC	$V_{DS}=400\text{V}, I_D=20\text{A},$ $V_{GS}=-5\text{ to }20\text{V}$	Fig. 18		
Q_{gs}	Gate-source charge		26.8		nC				
Q_{gd}	Gate-drain charge		35.7		nC				
R_g	Gate input resistance		2		Ω	$f=1\text{MHz}$			
E_{ON}	Turn-on switching energy		215.9		μJ	$V_{DS}=400\text{V}, I_D=30\text{A},$ $V_{GS}=-3.5\text{ to }20\text{V},$ $R_{G(ext)}=4.7\Omega,$ $L=250\mu\text{H}$	Fig. 19, 20		
E_{OFF}	Turn-off switching energy		73.27		μJ				
$t_{d(on)}$	Turn-on delay time		6.7		ns				
t_r	Rise time		20.5						
$t_{d(off)}$	Turn-off delay time		31.2						
t_f	Fall time		13.8						

Reverse Diode Characteristics ($T_c=25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Value			Unit	Test Conditions	Note
		Min.	Typ.	Max.			
V_{SD}	Diode forward voltage		4.0		V	$I_{SD}=20\text{A}, V_{GS}=0\text{V}$	Fig. 10, 11, 12
			3.6		V	$I_{SD}=20\text{A}, V_{GS}=0\text{V},$ $T_J=175^\circ\text{C}$	
t_{rr}	Reverse recovery time		34.4		ns	$V_{GS}=-3.5\text{V/+20V},$ $I_{SD}=30\text{A}, V_R=400\text{V},$ $R_{G(ext)}=15\Omega,$ $di/dt=3000\text{A}/\mu\text{s},$ $L=250\mu\text{H}$	
Q_{rr}	Reverse recovery charge		289.8		nC		
I_{RRM}	Peak reverse recovery current		20		A		
E_{rr}	Reverse recovery energy		37.3		nJ		

Typical Performance (curves)




Fig. 1 Output Curve @ $T_j = -55^\circ\text{C}$




Fig. 2 Output Curve @ $T_j = 25^\circ\text{C}$




Fig. 3 Output Curve @ $T_j = 175^\circ\text{C}$




Fig. 4 Ron vs. Temperature




Fig. 5 Normalized Ron vs. Temperature




Fig. 6 Ron vs. I_{DS} @ Various Temperature




Fig. 7 Ron vs. Temperature @ Various V_{GS}




Fig. 8 Transfer Curves @ Various Temperature




Fig. 9 Threshold Voltage vs. Temperature




Fig. 10 Body Diode Curves @ $T_J = -55^\circ\text{C}$




Fig. 11 Body Diode Curves @ $T_J = 25^\circ\text{C}$




Fig. 12 Body Diode Curves @ $T_J = 175^\circ\text{C}$




Fig. 13 3rd Quadrant Curves @ $T_j = -55^\circ\text{C}$




Fig. 14 3rd Quadrant Curves @ $T_j = 25^\circ\text{C}$




Fig. 15 3rd Quadrant Curves @ $T_j = 175^\circ\text{C}$




Fig. 16 Capacitance vs. V_{DS}




Fig. 17 Output Capacitor Stored Energy




Fig. 18 Gate Charge Characteristics




Fig. 19 Switching Energy vs. $R_{G(\text{ext})}$




Fig. 20 Switching Times vs. $R_{G(\text{ext})}$




Fig. 21 Continuous Drain Current vs. Case Temperature




Fig. 22 Max. Power Dissipation Derating vs. Case Temperature




Fig. 23 Thermal Impedance






Fig. 24 Safe Operating Area

Package Dimensions



Dimensions In Millimeters		
SYMBOL	MIN.	MAX.
A	2.20	2.40
b	0.70	0.90
b1	9.70	9.90
b2	0.42	0.50
c	0.40	0.60
D	10.28	10.58
D2	3.10	3.50
E	9.7	10.10
E1	7.90	8.30
e	1.20 BSC	
H	11.48	11.88
H1	6.75	7.15
N	8	
J	3.00	3.30
K1	3.98	4.38
L	1.40	1.80
L1	0.60	0.80
L2	0.50	0.70
L4	1.00	1.30
θ	4°	10°



Note:

1. Package Reference: JEDEC TOLL, Variation AD
2. All Dimensions are in mm
3. Slot Required, Notch May Be Rounded
4. Dimension D&E Do Not Include Mold Flash
5. Subject to Change Without Notice

Notes

For further information please contact IVCT's office.

Copyright©2023 InventChip Technology Co., Ltd. All rights reserved.

The Information in this document is subject to change without notice.

Related Links

<http://www.inventchip.com.cn>

