#### \_ \_ \_ \_ \_ \_ \_ \_ \_ Features

- Compatible with all I<sup>2</sup>C bidirectional data transfer protocol
- Memory array:
  - 2 Kbits (256bytes) of EEPROM
    - Page size: 16 bytes
- Single supply voltage and high speed:
- 1MHZ
  - Random and sequential Read modes
- Write:
  - Byte Write within 3 ms
  - Page Write within 3 ms

# Description


• The BL24C02F provides 2048 bits of serial • The device is optimized for use in many industrial electrically erasable and programmable read-only memory (EEPROM), organized as 256 words of 8 bits each.

- Partial Page Writes Allowed
- Write Protect Pin for Hardware Data Protection

上海贝岭

SHANGHAI BELLING

- Schmitt Trigger, Filtered Inputs for Noise Suppression
- High-reliability
  - Endurance: 1 Million Write Cycles - Data Retention: 100 Years
- Enhanced ESD/Latch-up protection – HBM 6000V
- 8-lead PDIP/SOP/TSSOP/ UDFN/TSOT23-5 and SOT23-5 packages
- and commercial applications where low-power and low-voltage operation are essential.





# Pin Descriptions

Pin Name	Туре	Functions
AO-A2	Ι	Address Inputs
SDA	I/0	Serial Data
SCL	Ι	Serial Clock Input
WP	Ι	Write Protect
GND	Р	Ground
Vcc	Р	Power Supply

Table 1

# **Block Diagram**

Vcc GND WP SCL START STOP LOGIC SDA EN HIGH VOLTAGE PUMP/TIMING SERIAL CONTROL LOGIC cn 17416 R LOAD 82498/1 200ti DATA RECOVERY CCMP cnl 13524 DEVICE ADDRESS 849 COMPARATOR LOAD INC AO DECODER DATA WORD EEPROM ADRESS COUNTER Y DECODER SERIAL MUX DIN DOUT/ACKNOWLEDGE DOUT

Figure 1

DEVICE/PAGE ADDRESSES (A2, A1 and A0): The A2, A1 and A0 pins are device address inputs that are hard wire for the BL24C02F. Eight 2K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open- collector devices.

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

WRITE PROTECT (WP): The BL24C02F has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protection pin is connected to Vcc, the write protection feature is enabled and operates as shown in the following **Table 2**.

#### -----



WP Pin Status	BL24C02F
At VCC	Full(2K)Array
At GND	Normal Read/Write Operations

Table 2


# **Functional Description**

# 1. Memory Organization

BL24C02F, 2K SERIAL EEPROM: Internally organized with 16 pages of 16 bytes each, the 2K requires a 8-bit data word address for random word addressing.

# 2. Device Operation


CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see **Figure 2**). Data changes during SCL high periods will indicate a start or stop condition as defined below.



#### Figure 2. Data Validity

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see **Figure 3**).


STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see **Figure 3**).



# Figure 3. Start and Stop Definition



ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle.



#### Figure 4. Output Acknowledge

0447 STANDBY MODE: The BL24C02F features a low-power standby mode which is enabled: (a) upon power-up 43/1580 and (b) after the receipt of the STOP bit and the completion of any internal operations.

 SHANGTUPT
 SHANGTUP MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset

- 上海詹骥



#### 3. Device Addressing

The 2K EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation (see Figure 5)

MSB							LSB	
1	0	1	0	A2	A1	A0	R/W	

### Figure 5. Device Address

The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.

The 2K EEPROM uses A2, A1 and A0 device address bits to allow as much as eight devices on the same bus. These 3 bits must be compared to their corresponding hardwired input pins. The A2, A1 and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the chip will 155-26560441 g. sh. ch


DATA SECURITY: The BL24C02F has a hardware data protection scheme that allows the user to write 地)相:1101@tang. sn. Cn/ 1100@tang. sn. Cn/ 1100@ta




# 4. Write Operations

BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see **Figure 7**).

B7	<b>B6</b>	B5	B4	B3	B2	B1	<b>B0</b>
----	-----------	----	----	----	----	----	-----------



PAGE WRITE: The 2K EEPROM is capable of a 16-byte page write. A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to seven more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see **Figure 8**).



#### Figure 8. Page Write

The data word address lower three bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than eight data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.


ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.




#### 5. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see **Figure 9**).




RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see **Figure 10**)



# Figure 10. Random Read



SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see **Figure 11**).



# **Electrical Characteristics**

Absolute Maximum Stress Ratings:

	DC Supply Voltage0.3V to +6.5V Input / Output Voltage
•	Operating Ambient Temperature
	Storage Temperature

\_\_\_\_\_

### Comments:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

# **DC Electrical Characteristics**

Applicable over recommended operating range from:  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ , VCC = +1.7V to +5.5V (unless otherwise noted)

Parameter	Symbol	Min	Typ	Max	, Unit C	0.56 Condition n
Supply Voltage	Vcc1	、围竹	F-FI	EG.TSROT	REAL ROADS	@400KH2 <sup>g</sup> .15802186782
Supply Voltage	Vcc2	2.5 T	ANG	3555	g. st. cn	38 <b>@1MHZ</b> 2431
Supply Current VCC=5.0V	FOLAN	GHAL 5715	5050.14	110.3 12524	282mA	READ at 400KHZ
Supply Current VCC=5.0V	I cc2海	110I@tax	<sup>18</sup> 0,288	198.5	mA	WRITE at 400KHZ
Supply Current VCC=5.0V	Is即用	(微信):	0.03	0.5	μA	VIN=VCC or VSS
Input Leakage Current			0.10	1.0	μA	VIN=VCC or VSS
Output Leakage Current	ILO	—	0.05	1.0	μA	Vout=Vcc or Vss
Input Low Level	$V_{\rm IL1}$	-0.3	-	$V_{CC} \times 0.3$	V	Vcc=1.7V to 5.5V
Input High Level	$V_{\rm IH1}$	$Vcc \times 0.7$	-	Vcc+0.3	V	Vcc=1.7V to 5.5V
Output Low Level VCC=1.7V	Vol1	_	-	0.2	V	IoL=0.15mA
Output Low Level VCC=5.0V	Vol2	_	-	0.4	V	IoL=3. OmA
		Tab	le 3			

# Pin Capacitance

Applicable over recommended operating range from  $TA = 25^{\circ}C$ , f = 1.0 MHz, VCC = +1.7V

Parameter	Symbol	Min	Тур	Max	Unit	Condition
Input/Output Capacitance(SDA)	C1/0	-	-	8	pF	V10=0V
Input Capacitance(A0,A1,A2,SCL)	$C_{\text{IN}}$	-	-	6	pF	V <sub>IN</sub> =OV

Table 4

\_\_\_\_\_



# AC Electrical Characteristics

\_\_\_\_\_

Parameter	Symbol	1.7V	≪Vcc <	2.5V	2.5V	≪Vcc <	5.5V	Units
rarameter	Symbol	Min	Тур	Max	Min	Тур	Max	UNITS
Clock Frequency,SCL	fscl	Ι		400	I		1000	kHz
Clock Pulse Width Low	tLOW	1.3			0.5	-		μs
Clock Pulse Width High	thigh	0.6	I	I	0.26	I	Ι	μs
Noise Suppression Time	tı	Ι	Ι	50	Ι	I	50	ns
Clock Low to Data Out Valid	taa	-	-	0.9	-	-	0.45	μs
Time the bus must be free before a new transmission can start	$t_{ m BUF}$	1.3	_	_	0.5		-	μs
Start Hold Time	thd:sta	0.6	-		0.25	R H	1_1	μs
Start Setup Time	tsu:sta	0.6	4-7	月	0.25	0.7, 1		μs
Data In Hold Time	thd:dat	海	也一	TRON	1001	55-265	tang	sh. µ8678
Data in Setup Time	tst.pat	100 G	ETE	55	100 c	n www	162431	15802 ns
Input Rise Time(1)	HANTRHAI	155055	1571538	8003an	.g. <u>31</u> 982498	13811	0.12	μs
Input Fall Time(1)	5111 tr21-51	100	$\frac{1012}{100000000000000000000000000000000$	1 <b>0</b> 3324	-401	-	0.12	μs
Stop Setup Time	HIT tSu:STO	.9.360	2310		0.25		I	μs
Data Out Hold Time	手板的微信	50	Ι	Ι	50	-	-	ns
Write Cycle Time	twr	-	1.9	3	Ι	1.9	3	ms
5.0V,25°C,Byte Mode(1)	Endurance	1M	-	-	1M	-	-	Write Cycl

Applicable over recommended operating range from TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C, VCC = +1.8V to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

Table 5

Notes:

1. This parameter is characterized and is not 100% tested.

2. AC measurement conditions:

RL (connects to VCC): 1.3 k Input pulse voltages: 0.3 VCC to 0.7 VCC

Input rise and fall time: 50 ns


Input and output timing reference voltages: 0.5 VCC

The value of RL should be concerned according to the actual loading on the user's system.


\_\_\_\_\_



#### **Bus Timing**









# **Package Information**

# PDIP Outline Dimensions





Figure 14

BL24C02F 2K bits (256×8) Belling Proprietary Information. Unauthorized Photocopy and Duplication Prohibited

BL24C02F 2K bits (256 $\times$ 8) Belling Proprietary Information. Unauthorized Photocopy and Duplication Prohibited

# SOP





13-20



# TSSOP






Figure 16

# UDFN






Figure 17

#### **TSOT23-5**






Figure 18

BL24C02F 2K bits (256×8) Belling Proprietary Information. Unauthorized Photocopy and Duplication Prohibited

16-20

#### SOT23-5






Figure 19




\_ \_ \_

# Marking Diagram

	BL24C02F YYWW#ZZ SSSSSP O	
YY: year		
WW :week		
ZZ: assembly house		
SSSSS : Lot ID		
SOP		-1
	BL24C02F SSSSSP	F有限公司 CCTRONICS CO., LTD CCTRONICS CO., LTD %到1:0755-26560447 %到1:0755-26560447 180@tang. sh. cn WWW. tang. sh. cn 180@tang. sh. cn 180@tang. sh. cn 180@tang. sh. cn 180@tang. sh. cn 180@tang. sh. cn 13524282498/13817416243/15802186782
SSSSS : Lot ID	海唐NA	CTRONICS CO., 560447 CTRONICS CO., 560447 深圳:0755-26560447 深圳:0755-26560447 3855 家弟. cn www.tang.sh. cn 3855 (13817416243/15802186782
TSSOP	ANGHAI TANG 5715	180@tang. 511. 1381 1410
	のBL24C02F1840 単作 (MSSSSS 手人	CTRONICS CO., 1 CTRONICS CO., 1 CTRONICS CO., 1 Sector (1997) Sector (1
UDFN. VA		
	BLF2 YYWW	
YY: year	0	
WW :week		
TSOT23-5/SOT23-5		
SSSSS : Lot ID	24C02F SSSSSP	

BL24C02F 2K bits (256×8) Belling Proprietary Information. Unauthorized Photocopy and Duplication Prohibited

# **Ordering Information**



Device	Package	Shipping (Qty/Packing)
BL24C02F	SOP8	2500/Tape &Reel
BL24C02F	TSSOP8L	3000/Tape &Reel
BL24C02F	UDFN	3000/Tape &Reel
BL24C02F	TSOT23-5	3000/Tape &Reel
BL24C02F	SOT23-5	3000/Tape &Reel

BL24C02F 2K bits (256×8) Belling Proprietary Information. Unauthorized Photocopy and Duplication Prohibited

#### -----**Revision history**

\_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_

Version 1.00 BL24C02F	11/14/2017
Initial version	
Version 1.01 BL24C02F	3/7/2018
Update the AC Electrical Characteristics	
Version 1.02 BL24C02F	4/9/2018
Update the UDFN package information	
Version 1.03 BL24C02F	9/7/2018
Modify structure of documents	
Version 1.04 BL24C02F	5/23/2019
Update Package Information	旧公司
Version 1.05 BL24C02F	子月 PK (0·, LTD7/9/2019
Added SOT23-5 Package Information	ECTRONICS CO., BootA47 ECTRONICS CO., BootA47 ECTRONICS CO., BootA47 3855 3855 1180@tang. sh. cn 1180@tang. sh. cn 1180@tang. sh. cn 1180@tang. sh. cn 1180@tang. sh. cn 1180@tang. sh. cn 1180@tang. sh. cn
B 上海月月 199     EL     SHANGHAI TANG EL     SHANGHAI TANG EL     L海:021-57155055/5715     上海:021-57155055/5715     正海:010tang.sh.cn/     邮箱:1101@tang.sh.cn/     再机(微信):133023184     医机(微信):133023184	2855 sh. cn 017416243/15001
B SHANGHAI TANO SHANGHAI TANO SHANGHAI TANO SHANGHAI TANO Sh. cn/	1180@tang. 1180@tang. 24282498/1381
Shin: 021-5110 sh. ch	98/1352420
世間:1101@には、133023103	~
中高频电子 手机(微信).	
in the second	
~ 海 港	
L WW	

\_\_\_\_\_



