

Application Note: SY50133Z1 Flyback Regulator

With Primary Side CV/CC Control For Adapters and Chargers

General Description

SY50133Z1 is a single stage Flyback regulator targeting at Constant Current/Constant Voltage (CC/CV) applications. It integrates a $620V/4.4\Omega$ MOSFET in a compact SO8 package to minimize the size. Both the output current and voltage are sensed on the primary side, eliminating the opto-isolator and the secondary side feedback circuitry, and minimizing the overall system cost.

SY50133Z1 adopts the quasi-resonant operation and the adaptive PWM/PFM control to achieve the highest average efficiency and the best EMI performance. The no-load switching frequency can be as low as 500Hz, minimizing the no-load power loss.

SY50133Z1 has programmable cable compensation to provide a better load regulation for the output voltage at the cable terminals.

SY50133Z1 provides reliable protections including VIN Over Voltage Protection, Short Circuit Protection (SCP), Over Temperature Protection (OTP), Output voltage OVP protection (OVP), VSEN/ISEN pin short protection, VSEN pin upper divider resistor disconnect protection.

Features


- Tight PSR CC/CV Regulation Over Entire Operating Range
- QR-mode Operation for High Efficiency
- PWM/PFM Control for High Average Efficiency
- Fast dynamic load transient respns
- Cable Compensation for Better Load Regulation
- Low Start Up Current: 5µA Max
- Minimum Frequency Limitation 500Hz
- No-load Power is Less than 50mW
- Reliable Protections for OVP, SCP, OTP, OCP
- Reliable Protections for Safety Requirement
- Maximum switching frequency limitation125kHz
- Integrated 620V/4.4ΩMOSFET
- Compact Package: SO8

Applications

- AC/DC Adapters
- Battery Chargers

Recommended Operating Output Power				
Products 90~264Vac 176~264Vac				
SY50133Z1 12W 15W				

Typical Applications




Silergy Corp. Confidential- Prepared for Customer Use Only 1 All Rights Reserved.



Ordering Information

SY50133	
	Temperature Code
	Package Code
	Optional Spec Code



Ordering Number	Package	Top Mark
SY50133Z1FAC	SO8	CTMxyz

x=year code, y=week code, z= lot number code

Pinout

nout		
Pin Number	Pin Name	Pin Description
1	VIN	Power supply pin. Bypass this pin to the GND pin with a 4.7uF/50V ceramic capacitor.
2	GND	Ground pin.
3	VSEN	Output voltage sense pin. This pin receives the auxiliary winding voltage by a resistor divider. The value of the resistor divider also programs the cable impedance. This pin also senses the winding voltage to provide the QR operation.
4	ISEN	Current sense pin. The current sense resistor is placed between this pin and the GND pin.
5	DRAIN	Drain of the internal power MOSFET.
6	DRAIN	Drain of the internal power MOSFET.
7	DRAIN	Drain of the internal power MOSFET.
8	DRAIN	Drain of the internal power MOSFET.

Absolute Maximum Ratings (Note 1)

VIN	
VSEN	0.3V~3.6V
ISEN	
Supply Current IVIN	20mA
DRAIN	620V
Power Dissipation, @ T _A = 25°C SO8	1.1W
Package Thermal Resistance (Note 2)	
SO8, θ _{JA}	150°C/W
SO8, θ _{JC}	60°C/W
Junction Temperature Range	45°C to 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	65°C to 150°C

Recommended Operating Conditions

VIN	9V~20V
ISEN	0V~1V
Junction Temperature Range	01 11
Ambient Temperature Range	
Amotent rempetature Range	

AN_SY50133Z1 Rev.0.9 © 2019 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 2 All Rights Reserved.



Electrical Characteristics

 $(V_{VIN} = 12V \text{ (Note 3)}, T_A = 25^{\circ}C \text{ unless otherwise specified)}$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply Section	•	·	•	•		•
VIN Turn-on Threshold	V _{VIN_ON}		19.7	21.3	22.9	V
VIN Turn-off Threshold	Vvin_off		6.9	7.7	8.5	V
VIN OVP Voltage	V _{VIN_OVP}			V _{VIN_ON} +3		V
Start Up Current	Ist	VVIN <vvin_off< td=""><td>0.5</td><td>2</td><td>5</td><td>μA</td></vvin_off<>	0.5	2	5	μA
Operating Current	Ivin	f=100kHz		1.53		mA
Quiescent Current	IQ	f=500Hz		140		μA
Discharge Current in OVP Mode	IVIN_OVP	V _{VIN} =12V		5.2		mA
Current Feedback Modulator Section						-
Internal Reference Voltage	VREF		0.41	0.42	0.43	V
ISEN Pin Section						-
Cumment Limit Veltere	V	V _{FBV} <0.4V		0.7		V
Current Limit Voltage	VISEN_LIM	V _{FBV} >0.4V	0.91	1.05	1.18	V
VSEN Pin Section			•	•		
OVP Voltage Threshold	VVSEN_OVP		1.4	1.5	1.6	V
Internal Reference Voltage	Vvsen_ref		1.232	1.25	1.268	V
Cable Compensation Coefficient	K ₃		16	25	31	μA/V
Integrated MOSFET Section						
Breakdown Voltage	V_{BV}	V _{GS} =0V,I _{DS} =250µA	620			V
Static Drain-Source On-Resistance	Rdson	V _{GS} =12V,I _{DS} =0.02A		4.4		Ω
Switching Section	•	·	•	•		•
Max ON Time	TON_MAX			24		μs
Min ON Time	T _{ON_MIN}			360		ns
Max OFF Time	T _{OFF_MAX}		1.58	2	2.42	ms
Min OFF Time	T _{OFF_MIN}		1.3	1.8	2.3	μs
Minimum Switching Period	TPERIOD_MIN		6.9	8	9.1	μs
Thermal Section	•		•		•	
Thermal Shutdown Temperature	T _{SD}			150		°C
Thermal Shutdown Temperature Hysteresis	T _{SD_HYS}		İ	20		°C

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^{\circ}C$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on "2 x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal via to bottom layer ground plane.

Note 3: Increase VIN pin voltage gradually higher than V_{VIN_ON} voltage to start the IC first, then set VIN to 12V.



AN_SY50133Z1


Block Diagram






Typical Performance Characteristics

(Test condition: input voltage: 90~264Vac; output spec: 5Vdc_2.1A; output cable: 22AWG_1.2m; Ambient temperature: 25±5 °C; Ambient humidity: 65±25 %.)







Silergy Corp. Confidential- Prepared for Customer Use Only 5 All Rights Reserved.











AN_SY50133Z1

Operation Principles

Start-up Operation

After AC supply is powered on, the rectified BUS voltage ramps up. The capacitor across VIN and GND pins, C_{VIN} , is charged up by the BUS voltage through a start up resistor R_{ST}. Once V_{VIN}, the voltage on the VIN pin, rises up to V_{VIN_ON}, the internal blocks starts the operation. V_{VIN} will subsequently be pulled down by the power consumption of the circuitry until the auxiliary winding of Flyback transformer can supply sufficient energy to maintain V_{VIN} above V_{VIN_OFF}.

The start-up procedure is divided into two sections, as shown in Fig.1: t_{STC} is the C_{VIN} charged up section, and t_{STO} is the output voltage built-up section. The start up time t_{ST} composes of t_{STC} and t_{STO} , and usually t_{STO} is much smaller than t_{STC} .




Fig.1 Start up

The start up resistor R_{ST} and C_{VIN} are designed by the following rules:

(a) Preset start-up resistor R_{ST} , make sure that the current through R_{ST} is larger than I_{ST} and smaller than I_{VIN_OVP}

$$\frac{V_{\text{BUS_MAX}}}{I_{\text{VIN_OVP}}} {<} R_{\text{ST}} {<} \frac{V_{\text{BUS_MIN}}}{I_{\text{ST}}} (1)$$

Where V_{BUS} is the BUS line voltage.

(b) Select C_{VIN} to obtain an ideal start-up time t_{ST} , and ensure the output voltage is built up with only one try.

$$C_{VIN} = \frac{(\frac{V_{BUS_MIN}}{R_{ST}} - I_{ST}) \times t_{ST}}{V_{VIN ON}} (2)$$

(c) If the C_{VIN} is not big enough to build up the output voltage with one try, increase C_{VIN} and decrease R_{ST} , go

AN_SY50133Z1 Rev.0.9 © 2019 Silergy Corp. back to step (a) and repeat the same design flow until the ideal start up procedure is obtained.

Shut-down Operation

After AC supply is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of Flyback transformer cannot supply enough energy to the VIN pin, V_{VIN} will decrease. Once V_{VIN} is below V_{VIN_OFF} , the IC will stop working.

Quasi-Resonant Operation (valley detection)

The Quasi-Resonant switching mode is applied, which means to turn on the integrated MOSFET at voltage valley. QR mode operation provides the low turn-on switching losses for Flyback converter.






Fig.2 QR mode operation

The voltage across drain and source of the primary integrated MOSFET is reflected to the auxiliary winding of the Flyback transformer. VSEN pin detects the voltage across the auxiliary winding by a resistor divider. As shown in Fig.2, when the voltage on VSEN pin across zero, the MOSFET would be turned on after 400ns delay.

Output voltage control (CV control)

In order to achieve primary side constant voltage control, the output voltage is sensed by the auxiliary winding.





Silergy Corp. Confidential- Prepared for Customer Use Only 7 All Rights Reserved.



As shown in Fig.4, during OFF time, the voltage across the auxiliary winding is

$$V_{AUX} = (V_{OUT} + V_{D_F}) \times \frac{N_{AUX}}{N_S}$$
(3)

 N_{AUX} is the turns of auxiliary winding; N_S is the turns of secondary winding; $V_{D_{-}F}$ is the forward voltage of the power diode.

At the current zero-crossing point, $V_{D_{-}F}$ is zero, so V_{OUT} is proportional to V_{AUX} . The voltage of this point is sampled by the IC as the feedback of output voltage. The resistor divider is designed by

$$\frac{V_{\text{VSEN}_\text{REF}}}{V_{\text{OUT}}} = \frac{R_{\text{VSEND}}}{R_{\text{VSENU}} + R_{\text{VSEND}}} \times \frac{N_{\text{AUX}}}{N_{\text{S}}} \quad (4)$$

where R_{VSEND} and R_{VSENU} are the low side and high resistors at the VSEN pin, respectively, and V_{VSEN_REF} is the internal voltage reference at 1.25V




Fig.4 Auxiliary winding voltage waveforms

Output current control (CC control)

The output current is regulated by SY50133Z1 with primary side detection technology, the maximum output current $I_{\rm OUT\ LIM}$ can be set by

$$I_{\text{OUT_LIM}} = \frac{k_1 \times V_{\text{REF}} \times N_{\text{PS}}}{R_{\text{S}}} (5)$$

AN_SY50133Z1 Rev.0.9 © 2019 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 8 All Rights Reserved.


Where k_1 is the output current weight coefficient; V_{REF} is the internal reference voltage; R_S is the current sense resistor.

 k_1 and V_{REF} are all internal constant parameters, I_{OUT_LIM} can be programmed by N_{PS} and R_S .

$$R_{s} = \frac{k_{1} \times V_{REF} \times N_{PS}}{I_{OUT \ LIM}} \ (6)$$

K₁ is set to 0.5


When the over current operation or short circuit operation takes place, the output current will be limited at I_{OUT_LIM} . The V-I curve is shown as Fig.5.



The IC provides line regulation modification function to improve line regulation performance of the output current limit.

Cable impedance compensation

SY50133Z1 incorporates the cable impedance compensation to provide a better load regulation of output voltage at cable terminals. When the converter output load increases from no load to full load, the resulting voltage decrease on the output cables are compensated by decreasing the voltage feedback signals, which is shown by Fig. 6.





$$R_{VSENU} = \frac{R_{Cable}}{2k_3 \cdot R_s} \cdot \frac{N_P}{N_s} \cdot \frac{N_{AUX}}{N_s} (7)$$

where k_3 is set to 25uA/V, R_S is the current sense resistor connecting to the ISEN pin.

 R_{cable} is the resistance on the cable. The cable compensation effect can be adjusted by change the resistance of R_{VSENU} to achieve good load regulation of different output cables. The larger R_{VSENU} , the stronger cable compensation effect will be.

If the output current is below 10% the OCP point, the cable compensation is disabled.

Fault Protection modes

Over-temperature Protection (OTP)

SY50133Z1 includes over-temperature protection (OTP) circuitry to prevent the overheating due to the excessive power dissipation. It will shut down the switching operation when the junction temperature exceeds the OTP threshold, about 150°C. In OTP mode, if the junction temperature decreases by approximately 20°C, the IC will resume the normal operation. For a continuous normal operation, provide an adequate cooling so that the junction temperature does not exceed the OTP threshold.

Short Circuit Protection (SCP)

When the output is shorted to ground, the output voltage is clamped to zero. The valley signal of the auxiliary winding voltage might not be detected by the VSEN pin. In this case, MOSFET cannot be turned on until maximum off time is reached. IC will shut down until VIN is below V_{VIN_OFF} , and then enter the hiccup mode.

When the output voltage is not low enough to disable the valley detection in short condition, SY50133Z1 will operate in CC mode until VIN decreases below V_{VIN_OFF} . As shown in Fig.7, a filter resistor R_{AUX} is needed to prevent the SCP function from being affected by the voltage spikes of the auxiliary winding,




Fig. 7 Filter resistor RAUX

VIN voltage OVP protection

When the VIN voltage exceeds V_{VIN_OVP} threshold, SY50133Z1 will stop switching and discharge the VIN

AN_SY50133Z1 Rev.0.9 © 2019 Silergy Corp. voltage. Once V_{VIN} is below V_{VIN_OFF} , the SY50133Z1 will shut down and VIN will be charged again.

Output voltage OVP protection

When the VSEN pin signal exceeds 1.5V, reflecting an output over-voltage conditions, SY50133Z1 will stop switching and discharge the VIN voltage. Once V_{VIN} is below V_{VIN_OFF} , the IC will shut down and then enter the hiccup mode.

VSEN pin short protection

The SY50133Z1 has a protection against the faults caused by shorting VSEN pin to GND. When the VSEN voltage does not reach the sense protection trigger level at the end of startup, the VSEN pin is deemed shorting to GND, and the protection is activated: the IC stops switching and discharge the VIN voltage. Once V_{VIN} decreases below V_{VIN_OFF} , the IC will shut down and then enter the hiccup mode. In order to ensure reliable detection, the pull-down resistor at VSEN pin should be larger than $2k\Omega$.

ISEN pin short protection

The SY50133Z1 has a protection against the faults caused by shorting ISEN pin to GND. If ISEN short is detected at startup the IC stops switching and discharge the VIN voltage. Once V_{VIN} decreases below V_{VIN_OFF} , the IC will shut down and then enter the hiccup mode.

<u>VSEN pin upper divider resistor disconnect</u> <u>protection</u>

If the upper divider resistor disconnected lasting for 8 switching cycles, the IC will stop switching and discharge the VIN voltage. Meanwhile, limit the V_{ISEN} at V_{LMIN} . Once V_{VIN} is below V_{VIN_OFF} , the SY50133Z1 will shut down and VIN will be charged again.

Power Supply Design Considerations

Power Rating

A few applications are shown as below.

Products	Input range	Output		Temperature rise
	90Vac~264Vac	10.5W	5V/2.1A	40°C
SY50133Z	90Vac~264Vac	12.5W	5V/2.5A	50℃
1	90Vac~264Vac	13W	5V/2.6A	60℃
	90Vac~264Vac	12W	12V/1A	40°C

The test is conducted in a natural cooling condition at

Silergy Corp. Confidential- Prepared for Customer Use Only 9 All Rights Reserved.



25 ℃ ambient temperature.

Transformer Design Considerations (NPS and LM)

 $N_{\mbox{\scriptsize PS}}$ is limited by the electrical stress of the internal power MOSFET:

$$N_{PS} \leq \frac{V_{MOS_{(BR)DS}} \times 90\% - \sqrt{2}V_{AC_{MAX}} - \Delta V_{S}}{V_{OUT} + V_{D_{L}F}}$$
(8)

where $V_{MOS_(BR)DS}$ is the breakdown voltage of the integrated MOSFET. V_{D_F} is the forward voltage of secondary power diode; ΔV_S is the overshoot voltage clamped by RCD snubber during OFF time.

In Quasi-Resonant mode, each switching period cycle, t_{S_1} consists of three parts: current rising time t_1 , current falling time t_2 and quasi-resonant time t_3 shown in Fig.8.




Fig.8 switching waveforms

Under the conditions of the minimum input AC RMS voltage and full load, the switching frequency is minimum while the peak current through integrated MOSFET is maximum.

Once the minimum frequency $f_{S_{MIN}}$ is set, the inductance of the transformer could be designed. The design flow is shown below:

(a)Select N_{PS}

$$N_{PS} \leq \frac{V_{MOS_(BR)DS} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_{S}}{V_{OUT} + V_{D_F}}$$
(9)

(**b**) Preset minimum frequency $f_{S_{MIN}}$

AN_SY50133Z1 Rev.0.9 © 2019 Silergy Corp. (c) Compute inductor L_M and maximum primary peak current $I_{P_PK_MAX}$

$$I_{P_{PK_{MAX}}} = \frac{2P_{OUT}}{\eta \times V_{DC_{MIN}}} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D_{F}})} (10)$$
$$+ \pi \sqrt{\frac{2P_{OUT}}{\eta} \times C_{Drain} \times f_{S_{MIN}}}$$
$$L_{M} = \frac{2P_{OUT}}{\eta \times I_{P_{P}PK_{MAX}}^{2} \times f_{S_{MIN}}} (11)$$

where C_{Drain} is the parasitic capacitance at drain of integrated MOSFET, η is the efficiency, and P_{OUT} is the rated full load power

(d) Compute current rising time t_1 and current falling time t_2

$$t_{1} = \frac{L_{M} \times I_{P_{-}PK_{-}MAX}}{V_{BUS}} (12)$$

$$t_{2} = \frac{L_{M} \times I_{P_{-}PK_{-}MAX}}{N_{PS} \times (V_{OUT} + V_{D_{-}F})} (13)$$

$$t_{3} = \pi \times \sqrt{L_{M} \times C_{Drain}} (14)$$

$$t_{S} = t_{1} + t_{2} + t_{3} (15)$$

(e) Compute primary maximum RMS current $I_{P_RMS_MAX}$ for the transformer fabrication.

$$I_{P_{P_{RMS}_{MAX}}} = \frac{\sqrt{3}}{3} I_{P_{PK}_{MAX}} \times \sqrt{\frac{t_1}{t_s}}$$
(16)

(f) Compute secondary maximum peak current $I_{S_PK_MAX}$ and RMS current $I_{S_RMS_MAX}$ for the transformer fabrication.

$$I_{S_{PK_{MAX}}} = N_{PS} \times I_{P_{PK_{MAX}}} (17)$$

$$I_{S_{RMS_{MAX}}} = \frac{\sqrt{3}}{3} N_{PS} \times I_{P_{PK_{MAX}}} \times \sqrt{\frac{t_2}{t_s}} (18)$$

<u>Transformer Design Considerations</u>

The key transformer parameters are shown below:

Necessary parameters	
Primary to Secondary Turns ratio	N _{PS}
Inductance	L _M
Primary maximum current	IP_PK_MAX

Silergy Corp. Confidential- Prepared for Customer Use Only 10 All Rights Reserved.



Primary maximum RMS current	$I_{P_RMS_MAX}$
Secondary maximum RMS current	Is RMS MAX

The design rules are as followed:

(a) Select the magnetic core style, identify the effective area $A_{e_{\cdot}}$

(b) Preset the maximum magnetic flux ΔB

ΔB=0.22~0.28T

(c) Compute primary turn N_P

$$N_{p} = \frac{L_{M} \times I_{P_PK_MAX}}{\Delta B \times A_{e}} (19)$$

(d) Compute secondary turn N_S

$$N_{\rm s} = \frac{N_{\rm P}}{N_{\rm PS}} \quad (20)$$

(e) Compute auxiliary turn N_{AUX}

$$N_{AUX} = N_S \times \frac{V_{VIN}}{V_{OUT}}$$
 (21)

where V_{VIN} is the working voltage of VIN pin (9V~20V is recommended).

(f) Select an appropriate wire diameter

With $I_{P_RMS_MAX}$ and $I_{S_RMS_MAX}$, select appropriate wire to achieve the current density from $4A/mm^2$ to $10A/mm^2$.

(g) If the window area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

Diode Selection

Under the conditions of the maximum input voltage and full load, the voltage stress of secondary power diode is maximum;

$$V_{\text{D}_{\text{R}}\text{MAX}} = \frac{\sqrt{2}V_{\text{AC}\text{MAX}}}{N_{\text{PS}}} + V_{\text{OUT}} (22)$$

where V_{AC_MAX} is maximum input AC RMS voltage, N_{PS} is the primary to secondary turns ratio of the Flyback transformer and V_{OUT} is the rated output voltage.

AN_SY50133Z1 Rev.0.9 © 2019 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 11 All Rights Reserved.

Under the conditions of the minimum input voltage and full load, the current stress of power diode is maximum.

$$I_{D_{PK}_{MAX}} = N_{PS} \times I_{P_{PK}_{MAX}} (23)$$

 $I_{D AVG} = I_{OUT} (24)$

where $I_{P_PK_MAX}$ is maximum primary peak current.

Input Capacitor CBUS Selection

Generally, the input capacitor C_{BUS} is selected by

$$C_{BUS} = 2 \sim 3\mu F / W$$

or more accurately by

$$C_{BUS} = \frac{\arcsin(1 - \frac{\Delta V_{BUS}}{\sqrt{2}V_{AC_{MIN}}}) + \frac{\pi}{2}}{\pi} \times \frac{P_{OUT}}{\eta} \times \frac{1}{2f_{IN}V_{AC_{MIN}}^2 [1 - (1 - \frac{\Delta V_{BUS}}{\sqrt{2}V_{AC_{MIN}}})^2]}$$
(25)

Where ΔV_{BUS} is the voltage ripple of BUS line.

RCD snubber for MOSFET selection

The power loss of the snubber P_{RCD} is evaluated as:

$$P_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D}_{\text{F}}}) + \Delta V_{\text{S}}}{\Delta V_{\text{S}}} \times \frac{L_{\text{K}}}{L_{\text{M}}} \times P_{\text{OUT}}$$
(26)

where V_{OUT} is the output voltage, $V_{D_{-}F}$ is the forward voltage of the power diode, ΔV_S is the overshoot voltage clamped by RCD snubber, L_K is the leakage inductor, L_M is the inductance of the Flyback transformer and P_{OUT} is the output power.

The R_{RCD} is calculated as:

$$R_{\rm RCD} = \frac{(N_{\rm PS} \times (V_{\rm OUT} + V_{\rm D_{\rm L}F}) + \Delta V_{\rm S})^2}{P_{\rm RCD}} (27)$$

The C_{RCD} is calculated as:

$$C_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D},\text{F}}) + \Delta V_{\text{S}}}{R_{\text{RCD}} f_{\text{S}} \Delta V_{\text{C} \text{ RCD}}} (28)$$




Layout Considerations

A proper PCB design must follow the below guidelines: (a) To achieve a good EMI performance and to reduce the line frequency voltage ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.

(b) The circuit loop of all switching circuit should be kept as small as possible: primary power loop, secondary loop and auxiliary power loop.

(c) The connection of primary ground is recommended as:



Ground ①: ground of BUS line capacitor

Ground 2: ground of bias supply capacitor

Ground 3: ground node of auxiliary winding

Ground ④: ground node of divider resistor

Ground (5): primary ground node of Y capacitor

Ground (6): ground node of current sample resistor.


Ground ⑦: ground of IC GND.

(d) Bias supply trace should be connected to the bias supply capacitor first and then to the GND pin. The bias supply capacitor should be put right beside the IC.

(e) The loop consisting of 'Source pin - current sense

resistor – GND pin' should be kept as small as possible.


(f) The resistor divider connected to VSEN pin is recommended to be put close to the IC.



Note : Ground node of current sample resistor must be connected to the ground of bus line capacitor







Example layout



Design Notes

- 1. At no load, the secondary side diode freewheeling time should be more than 1.8us.
- 2. VIN voltage should be designed to higher than 11V for all conditions.
- 3. RCD snubber's influence: At no load or light load, the off-time of main switch is very long and the snubber capacitor's voltage may be discharged to a small value. When the primary switch turns on and then turns off, the primary winding current needs a longer than normal time to charge up the snubber capacitor. This might affect the feedback voltage sensing. If Imin (Imin=0.24V/Rs) is 0.1A, the snubber capacitor should be no larger than 470pF.
- 4. At heavy load, the peak-to-peak voltage at the Vsen pin should be less than approximately 100mVp-p after off-min time (1.8us). This can be guaranteed by decreasing the leakage inductance and using proper RCD snubber.
- 5. R_{VSENU} is the upper resistor of the divider. Normally, its value is recommended between $30k\Omega \sim 91k\Omega$.
- 6. In order to ensure the CC/CV loop stability, the output capacitor should use the following formula to estimate: Cout= 3.7m*Iou t/Vout.

For example, in the 5V/2A output case, Cout=3.7*2/5=1.48mF. The output capacitor can choose from 1270uF to 1680uF. On the other hand, switching frequency ripple should also be considered. If the switching frequency ripple is too large, increase the capacitance of Cout properly or use low ESR capacitor.



Design Example

A design example of typical application is shown below step by step. (Cable Test) Note: All selected parameter (set value) need to adjust according to the practical condition.

#1. Identify design specification

Design Specification			
V _{AC} (RMS)	90V~264V	V _{OUT}	5V
Iout	2.1A	η	85%

#2. Transformer design (NPS, LM, NP, NS, NAUX)

(1)Refer to $Transformer\ selection\ (N_{PS}\ and\ L_M)$

Conditions			
V _{AC_MIN}	90V	V _{AC_MAX}	264V
ΔV_S	75V	V _{MOS_(BR)DS}	620V
P _{OUT} (Max)	10.5W	V _{D_F}	1V
C _{Drain}	100pF	f _{S_MIN}	60kHz
ΔV_{BUS}	30% V _{BUS_MIN}		

(a)Compute turns ratio N_{PS} first

$$\begin{split} N_{PS} &\leq \frac{V_{MOS_(BR)DS} \times 90\% - \sqrt{2} V_{AC_MAX} - \Delta V_{S}}{V_{OUT} + V_{D_F}} \\ &= \frac{620V \times 0.9 - \sqrt{2} \times 264V - 75V}{5V + 1.0V} \\ &= 18.275 \end{split}$$

 N_{PS} is set to

 $N_{PS} = 15$

(b)f_{S_MIN} is preset

 $f_{S_{MIN}} = 60 kHz$

(c) Compute inductor L_{M} and maximum primary peak current $I_{\text{P}_{-}\text{PK}_{-}\text{MAX}}$

$$\begin{split} I_{P_{P}PK_{MAX}} &= \frac{2P_{OUT}}{\eta \times \left(\sqrt{2}V_{AC_{MIN}} - \Delta V_{BUS}\right)} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D_{-}F})} + \pi \sqrt{\frac{2P_{OUT}}{\eta} \times C_{Drain} \times f_{S_{-}MIN}} \\ &= \frac{2 \times 10.5W}{0.85 \times (\sqrt{2} \times 90V - 0.3 \times \sqrt{2} \times 90V)} + \frac{2 \times 10.5W}{0.85 \times 15 \times (5V + 1V)} + \pi \times \sqrt{\frac{2 \times 10.5W}{0.85} \times 100 pF \times 60 KHz} \\ &= 0.59A \end{split}$$

AN_SY50133Z1 Rev.0.9 © 2019 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 15 All Rights Reserved.



$$L_{\rm M} = \frac{2P_{\rm OUT}}{\eta \times I_{\rm P-PK_MAX}^2 \times f_{\rm S_MIN}}$$
$$= \frac{2 \times 10.5W}{0.85 \times (0.59 \,\text{A})^2 \times 60 \,\text{kHz}}$$
$$= 1.183 \,\text{mH}$$

Set: L_M =1.1 mH. (Note: the actual value generally less than the compute value)

(d) Compute current rising time t_1 and current falling time t_2

$$t_{1} = \frac{L_{M} \times I_{P_{-}PK_{-}MAX}}{V_{BUS_{-}MIN}} = \frac{1.1mH \times 0.59A}{\sqrt{2} \times 90V} = 5.1\mu s$$
$$t_{2} = \frac{L_{M} \times I_{P_{-}PK_{-}MAX}}{N_{PS} \times (V_{OUT} + V_{D_{-}F})} = \frac{1.10mH \times 0.59A}{15 \times (5V + 1V)} = 7.212\mu s$$

 $t_3 \!=\! \pi \!\times\! \sqrt{L_M \!\times\! C_{\text{Drain}}} \!=\! \pi \!\times\! \sqrt{1.1 \text{mH} \!\times\! 100 \text{pF}} \!=\! 1.042 \mu \text{s}$

 $t_{_S} = t_{_1} + t_{_2} + t_{_3} = 5.1 \mu s + 7.212 \mu s + 1.042 \mu s = 13.354 \mu s$

(e) Compute primary maximum RMS current $I_{P_{RMS}MAX}$ for the transformer fabrication.

$$I_{P_{RMS}MAX} = \frac{\sqrt{3}}{3}I_{P_{PK}MAX} \times \sqrt{\frac{t_1}{t_s}} = \frac{\sqrt{3}}{3} \times 0.59A \times \sqrt{\frac{5.1\mu s}{13.354\mu s}} = 0.211A$$

(f) Compute secondary maximum peak current I_{S_PK_MAX} and RMS current I_{S_RMS_MAX} for the transformer fabrication.

$$I_{S_PK_MAX} \!=\! N_{PS} \!\times\! I_{P_PK_MAX} = \! 15 \!\times\! 0.59A = \! 8.851A$$

$$I_{S_RMS_MAX} = N_{PS} \times \frac{\sqrt{3}}{3} I_{P_PK_MAX} \times \sqrt{\frac{t_2}{t_5}} = 15 \times \frac{\sqrt{3}}{3} \times 0.59 A \times \sqrt{\frac{7.212}{13.354}} = 3.755 A$$

(2)Refer to Transformer number of turn's selection (N_P , N_S , N_{AUX})

(a) Select the magnetic core style, identify the effective area A_e . There select EF17 for compute example. Its A_e is 24.4 mm². The EF17 can be replaced by other reasonable magnetic core style.

(b) Preset the maximum magnetic flux ΔB . Usually ΔB =0.22~0.28T .

Set: $\Delta B=0.25T$.

(c) Compute primary turn N_P

$$N_{P} = \frac{L_{M} \times I_{P_{P} \times MAX}}{\Delta B \times A_{e}} = \frac{1.1 \times 10^{-3} \times 0.59 \text{ A}}{0.25 \times 24.4 \times 10^{-6}} = 106$$

Set: N_P=105

AN_SY50133Z1 Rev.0.9 © 2019 Silergy Corp.



(d) Compute secondary turn N_S

$$N_{S} \!=\! \frac{N_{P}}{N_{PS}} \!=\! \frac{105}{15} \!=\! 7$$

Set: N_S=7

(e) Compute auxiliary turn N_{AUX}

$$N_{AUX} = N_S \times \frac{V_{VIN}}{V_{OUT}} = 7 * \frac{12.5}{5} = 17.5$$

Set: N_{AUX}=18

Where V_{VIN} is the working voltage of VIN pin (9V~20V is recommended).

(f) Select an appropriate wire diameter

With $I_{P_RMS_MAX}$ and $I_{S_RMS_MAX}$, select appropriate wire to make sure the current density ranges from 4A/mm² to $10A/mm^2$.

Primary wire diameter selection: current density j is set to 5 A/mm².

The compute primary wire cross-sectional area $S1 = \frac{I_{P_RMS_MAX}}{j} = \frac{0.211}{5} = 0.042 \text{ mm}^2$ The compute primary wire diameter $D1 = 2*\sqrt{\frac{S1}{\pi}} = 2*\sqrt{\frac{0.042}{\pi}} = 0.231 \text{ mm}$ Set: D1=0.23mm.

Secondary wire diameter selection: current density j is set to 10 A/mm². The compute secondary wire cross-sectional area $S2 = \frac{I_{S_RMS_MAX}}{j} = \frac{3.755}{10} = 0.376 \text{mm}^2$ The compute secondary wire diameter $D2_1=2*\sqrt{\frac{S2/2}{\pi}} = 2*\sqrt{\frac{0.376/2}{\pi}} = 0.489 \text{mm}$

Set: D2=D2_1*2=0.5mm*2.

Consider transformer style, the actual primary and secondary wire diameter can be adjusted for best production.

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.



(h) Other usually transformer inductance

	Specification	Remark			
Thickened EE16 (90~264Vac,5V2.1A)					
Primary-Side Inductance	1.2mH±5%	40kHz,1V,25±5 °C,Hum:65±25%			
Primary-Side Leakage Inductance	50µH Maximum	Short One of Secondary Winding			
N _P		96			
Ns		6			
N _A		15			
	EF1510 (90~264Vac,5V2.1A)				
Primary-Side Inductance	1.2mH±5%	40kHz,1V,25±5 °C,Hum:65±25%			
Primary-Side Leakage Inductance	50µH Maximum	Short One of Secondary Winding			
N _P	64				
Ns	4				
N _A	10				
Thickened EE16 (90~264Vac,12V1A)					
Primary-Side Inductance	1.25mH±5%	40kHz,1V,25±5 °C,Hum:65±25%			
Primary-Side Leakage Inductance	50µH Maximum	Short One of Secondary Winding			
NP	105				
Ns	15				
N _A	16				

#3. Select secondary power diode

Refer to **Diode selection**

Compute the voltage and the current stress of secondary power diode

$$V_{D_{D_{R}_{MAX}}} = \frac{\sqrt{2}V_{AC_{MAX}}}{N_{PS}} + V_{OUT} = \frac{\sqrt{2} \times 264V}{15} + 5V = 29.89V$$

 $I_{\text{D_PK}_\text{MAX}} \!=\! N_{\text{PS}} \!\times\! I_{\text{P}_\text{PK}_\text{MAX}} \!=\! 15 \!\times\! 0.59 \text{A} \!=\! 8.851 \text{A}$


 $I_{D_AVG} = 2.1A$

#4. Select the input capacitor CIN

Refer to Input capacitor C_{BUS}

Known conditions at this step			
V _{AC_MIN}	90V	ΔV_{BUS}	30% V _{BUS_MIN}





Set: C_{BUS}=20 µF

Where ΔV_{BUS} is the voltage ripple of BUS line.

#5. Set VIN pin

Refer to Start up

Conditions			
V _{BUS_MIN}	$90V \times \sqrt{2}$	V _{BUS_MAX}	$264V \times \sqrt{2}$
I _{ST}	5µA (max)	V _{VIN_ON}	21.3V (typical)
I _{VIN_OVP}	5.2mA (typical)	t _{ST}	3s (designed by user)

(a) R_{ST} is preset

$$R_{ST} < \frac{V_{BUS_MIN}}{I_{ST}} = \frac{90V \times \sqrt{2}}{5\mu A} = 25.452 M\Omega,$$
$$R_{ST} > \frac{V_{BUS_MAX}}{I_{VIN_OVP}} = \frac{264V \times \sqrt{2}}{5.2mA} = 71.78 k\Omega$$

Set R_{ST}

 R_{st} =4M

(b) Design C_{VIN}

$$C_{VIN} = \frac{(\frac{V_{BUS_MIN}}{R_{ST}} - I_{ST}) \times t_{ST}}{V_{VIN ON}} = \frac{(\frac{90V \times \sqrt{2}}{4M\Omega} - 5\mu A) \times 3s}{21.3V} = 3.77\mu F$$

Set C_{VIN}

 C_{vin} =4.7 μF



#6. Set current sense resistor to achieve ideal output current

Refer to Output current control (CC control)

Known conditions at this step			
k1	0.5	N _{PS}	15
V _{REF}	0.42V	I _{OUT_LIM}	2.52A

The current sense resistor is

$$R_{s} = \frac{k_{1} \times V_{REF} \times N_{PS}}{I_{OUT_LIM}}$$
$$= \frac{0.5 \times 0.42 V \times 15}{2.52 A}$$
$$= 1.25 \Omega$$

Set R_S

 $R_s = 1.2\Omega$

#7. Set VSEN pin

Refer to Output voltage control (CV control)

First compute R_{VSENU}

Conditions			
V _{OUT}	5V	V _{VSEN_REF}	1.25V
R _{Cable}	0.13Ω(22AWG 1.2m)	Ns	7
N _{AUX}	18	K ₃	25uA/V

$$\mathbf{R}_{\text{VSENU}} = \frac{\mathbf{N}_{\text{P}}}{\mathbf{N}_{\text{S}}} \cdot \mathbf{R}_{\text{Cable}} \cdot \frac{\mathbf{N}_{\text{AUX}}}{\mathbf{N}_{\text{S}}} \cdot \frac{1}{2\mathbf{K}_{3} \cdot \mathbf{R}_{\text{S}}} = 83.57 \text{K}\Omega$$

Set R_{VSENU}

 $R_{\rm VSENU}\!=51k\Omega$

Then compute $R_{\mbox{\scriptsize VSEND}}$

$$R_{VSEND} = \frac{R_{VSENU}}{\frac{V_{OUT}N_{AUL}}{V_{VSEN REF}N_{S}} - 1} = \frac{51K}{(\frac{5V \times 18}{1.25V \times 7} - 1)} = 5.492k\Omega$$


Set R_{VSEND}

 $R_{VSEND}\,{=}\,5.6/{/}150k\Omega$




AN_SY50133Z1


#8. Final result















Taping & Reel Specification

1. Taping orientation for packages (SO8)



Feeding direction ——

2. Carrier Tape & Reel specification for packages



Package	Tape width	Pocket	Reel size	Trailer	Leader length	Qty per
type	(mm)	pitch(mm)	(Inch)	length(mm)	(mm)	reel
SO8	12	8	13''	400	400	2500



Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
May 5, 2019	Revision 0.9	Initial Release



IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license**. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2018 Silergy Corp.

All Rights Reserved.