Transformer Driver for Isolated Power Supplies

DESCRIPTION

The HT6501 is a monolithic oscillator/power-driver, specifically designed for small form factor, isolated power supplies in isolated interface applications. It drives a low-profile, center-tapped transformer primary from a 3.3 V or 5 V DC power supply. The secondary can be wound to provide any isolated voltage based on transformer turns ratio.

The HT6501 consists of an oscillator followed by a gate drive circuit that provides the complementary output signals to drive the ground referenced N-channel power switches. The internal logic ensures break-before-make action between the two switches.

The HT6501 is available in a small SOT23-5 package, and is specified for operation at temperatures from –40°C to 125°C.

FEATURES

- **Push-Pull Driver for Small Transformers**
- **Single 3.3 V or 5 V Supply**
- **High Primary-side Current Drive:**
  - **5 V Supply: 350 mA (max)**
  - **3.3 V Supply: 150 mA (max)**
- **Low Ripple on Rectified Output Permits Small Output Capacitors**
- **Small 5-pin SOT23 Package**

APPLICATIONS

- **Isolated Interface Power Supply for CAN, RS-485, RS-422, RS-232, SPI, I2C, Low-Power LAN**
- **Industrial Automation**
- **Process Control**
- **Medical Equipment**

PIN CONFIGURATIONS

HT6501ARTZ
SOT-23-5



NOTE: If you need to customize the packaging shape, please contact the manufacturer.



Figure 1. Typical Operating Circuit

FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTIONS



PIN No.	NAME	DESCRIPTION
1	D1	Drain 1
2	Vcc	Supply voltage
3	D2	Drain 2
4,5	GND	Ground

TEST CIRCUIT



Figure 2. Test Circuit for R_{ON}, f_{OSC}, f_{St}, t_{r-D}, t_{f-D}, t_{BBM}



Figure 3. Test Circuit for Output Voltage and Efficiency at TP1 and TP2 (see Figure 4 to Figure 23)

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

				VALUES
V_{CC}	Supply voltage			–0.3 V to +6 V
V_{D1}, V_{D2}	Output switch voltage			14 V
I_{D1P}, I_{D2P}	Peak output switch current			500 mA
P_{TOT}	Continuous power dissipation			250 mW
ESD	Human Body Model	ESDA/JEDEC JS-001-2012	All Pins	±4 kV
	Charged Device Model	JEDEC JESD22-C101E		±1.5 kV
	Machine Model	JEDEC JESD22-A115-A		±200 V
T_{STG}	Storage temperature range			–65°C to 150°C
T_J	Junction temperature			170°C

(1) Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under RECOMMENDED OPERATING CONDITIONS is not implied. Exposure to absolute-maximum-rated conditions for extended periods affects device reliability.

THERMAL INFORMATION

THERMAL METRIC(1)		HT6501 DBV 5-PINS	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	208.3	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	87.1	
θ_{JB}	Junction-to-board thermal resistance	40.4	
ψ_{JT}	Junction-to-top characterization parameter	5.2	
ψ_{JB}	Junction-to-board characterization parameter	39.7	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	

need space between thermal table note and ROC title

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

				MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage			3		5.5	V
V_{D1}, V_{D2}	Output switch voltage	V_{CC} = 5 V ± 10%,	When connected to Transformer with primary winding Center-tapped	0		11	V
		V_{CC} = 3.3 V ± 10%		0		7.2	
I_{D1}, I_{D2}	D1 and D2 output switch current – Primary-side	V_{CC} = 5 V ± 10%	V_{D1}, V_{D2} Swing ≥ 3.8 V, see Figure 27 for typical characteristics			350	mA
		V_{CC} = 3.3 V ± 10%	V_{D1}, V_{D2} Swing ≥ 2.5 V, see Figure 26 for typical characteristics			150	
T_A	Ambient temperature			–40		125	°C

ELECTRICAL CHARACTERISTICS

Over full-range of recommended operating conditions, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R_{ON}	Switch-on resistance	V_{CC} = 3.3 V ± 10%, See Figure 2		1	3	Ω
		V_{CC} = 5.0 V ± 10%, See Figure 2		0.6	2	
I_{CC}	Average supply current(1)	V_{CC} = 3.3 V ± 10%, no load		150	400	uA
		V_{CC} = 5.0 V ± 10%, no load		300	700	
f_{ST}	Startup frequency	V_{CC} = 2.4 V, See Figure 2		300		kHz
f_{OSC}	Oscillator frequency	V_{CC} = 3.3 V ± 10%, See Figure 2	250	360	550	kHz
		V_{CC} = 5.0 V ± 10%, See Figure 2	300	410	620	
t_{r-D}	D1, D2 output rise time	V_{CC} = 3.3 V ± 10%, See Figure 2		70		ns
		V_{CC} = 5.0 V ± 10%, See Figure 2		80		
t_{f-D}	D1, D2 output fall time	V_{CC} = 3.3 V ± 10%, See Figure 2		110		ns
		V_{CC} = 5.0 V ± 10%, See Figure 2		60		
t_{BBM}	Break-before-make time	V_{CC} = 3.3 V ± 10%, See Figure 2		150		ns
		V_{CC} = 5.0 V ± 10%, See Figure 2		50		

(1) Average supply current is the current used by HT6501 only. It does not include load current.

TYPICAL OPERATING CHARACTERISTICS

Typical Curves in Figure 4 through Figure 23 are measured with Circuit in Figure 3 at TP1 and TP2. T_A = 25°C unless otherwise noted.



Figure 4. Output Voltage vs Load Current



Figure 5. Efficiency vs Load Current



Figure 6. Output Voltage vs Load Current



Figure 7. Efficiency vs Load Current



Figure 8. Output Voltage vs Load Current



Figure 9. Efficiency vs Load Current

TYPICAL OPERATING CHARACTERISTICS (continued)

Typical Curves in Figure 4 through Figure 23 are measured with Circuit in Figure 3 at TP1 and TP2. T_A = 25°C unless otherwise noted.



Figure 10. Output Voltage vs Load Current



Figure 11. Efficiency vs Load Current



Figure 12. Output Voltage vs Load Current



Figure 13. Efficiency vs Load Current



Figure 14. Output Voltage vs Load Current



Figure 15. Efficiency vs Load Current

TYPICAL OPERATING CHARACTERISTICS (continued)

Typical Curves in Figure 4 through Figure 23 are measured with Circuit in Figure 3 at TP1 and TP2. T_A = 25°C unless otherwise noted.



Figure 16. Output Voltage vs Load Current



Figure 17. Efficiency vs Load Current



Figure 18.



Figure 19.



Figure 20.



Figure 21.

TYPICAL OPERATING CHARACTERISTICS (continued)

Typical Curves in Figure 4 through Figure 23 are measured with Circuit in Figure 3 at TP1 and TP2. T_A = 25°C unless otherwise noted.



Figure 22. Output Voltage vs Load Current



Figure 23. Efficiency vs Load Current



Figure 24. Average Supply Current vs Free-Air Temperature



Figure 25. D1, D2 Oscillator Frequency vs Free-Air Temperature



Figure 26. D1, D2 Primary-side Output Switch Voltage Swing vs Current



Figure 27. D1, D2 Primary-side Output Switch Voltage Swing vs Current

TYPICAL OPERATING CHARACTERISTICS (continued)

Typical Curves in Figure 4 through Figure 23 are measured with Circuit in Figure 3 at TP1 and TP2. T_A = 25°C unless otherwise noted.



Figure 28. D1, D2 Switching Waveforms



Figure 29. D1, D2 Break-Before-Make Waveform

APPLICATION INFORMATION

The HT6501 is a transformer driver designed for low-cost, small form-factor, isolated DC-DC converters utilizing the push-pull topology. The device includes an oscillator that feeds a gate-drive circuit. The gate-drive, comprising a frequency divider and a break-before-make (BBM) logic, provides two complementary output signals which alternately turn the two output transistors on and off.



Figure 30. HT6501 Block Diagram and Output Timing with Break-Before-Make Action

The output frequency of the oscillator is divided down by an asynchronous divider that provides two complementary output signals, S and $\overline{S}$, with a 50% duty cycle. A subsequent break-before-make logic inserts a dead-time between the high-pulses of the two signals. The resulting output signals, G_1 and G_2, present the gate-drive signals for the output transistors Q_1 and Q_2. As shown in Figure 31, before either one of the gates can assume logic high, there must be a short time period during which both signals are low and both transistors are high-impedance. This short period, known as break-before-make time, is required to avoid shorting out both ends of the primary.



Figure 31. Detailed Output Signal Waveforms

PUSH-PULL CONVERTER

Push-pull converters require transformers with center-taps to transfer power from the primary to the secondary (see Figure 32).



Figure 32. Switching Cycles of a Push-Pull Converter

When Q1 conducts, VIN drives a current through the lower half of the primary to ground, thus creating a negative voltage potential at the lower primary end with regards to the V_{IN} potential at the center-tap.

At the same time the voltage across the upper half of the primary is such that the upper primary end is positive with regards to the center-tap in order to maintain the previously established current flow through Q_2, which now has turned high-impedance. The two voltage sources, each of which equaling V_{IN}, appear in series and cause a voltage potential at the open end of the primary of $2\times V_{IN}$ with regards to ground.

Per dot convention the same voltage polarities that occur at the primary also occur at the secondary. The positive potential of the upper secondary end therefore forward biases diode CR_1. The secondary current starting from the upper secondary end flows through CR_1, charges capacitor C, and returns through the load impedance R_L back to the center-tap.

When Q_2 conducts, Q_1 goes high-impedance and the voltage polarities at the primary and secondary reverse. Now the lower end of the primary presents the open end with a $2\times V_{IN}$ potential against ground. In this case CR_2 is forward biased while CR_1 is reverse biased and current flows from the lower secondary end through CR_2, charging the capacitor and returning through the load to the center-tap.

CORE MAGNETIZATION

Figure 33 shows the ideal magnetizing curve for a push-pull converter with B as the magnetic flux density and H as the magnetic field strength. When Q_1 conducts the magnetic flux is pushed from A to A', and when Q_2 conducts the flux is pulled back from A' to A. The difference in flux and thus in flux density is proportional to the product of the primary voltage, V_P, and the time, t_{ON}, it is applied to the primary: $B \approx V_P \times t_{ON}$.



Figure 33. Core Magnetization and Self-Regulation Through Positive Temperature Coefficient of $R_{DS(on)}$

This volt-seconds (V-t) product is important as it determines the core magnetization during each switching cycle. If the V-t products of both phases are not identical, an imbalance in flux density swing results with an offset from the origin of the B-H curve. If balance is not restored, the offset increases with each following cycle and the transformer slowly creeps toward the saturation region.

Fortunately, due to the positive temperature coefficient of a MOSFET's on-resistance, the output FETs of the HT6501 have a self-correcting effect on V-t imbalance. In the case of a slightly longer on-time, the prolonged current flow through a FET gradually heats the transistor which leads to an increase in R_{DS-on}. The higher resistance then causes the drain-source voltage, V_{DS}, to rise. Because the voltage at the primary is the difference between the constant input voltage, V_{IN}, and the voltage drop across the MOSFET, $V_P = V_{IN} – V_{DS}$, V_P is gradually reduced and V-t balance restored.

CONVERTER DESIGN

The following recommendations on components selection focus on the design of an efficient push-pull converter with high current drive capability. Contrary to popular belief, the output voltage of the unregulated converter output drops significantly over a wide range in load current. The characteristic curve in Figure 8 for example shows that the difference between V_{OUT} at minimum load and V_{OUT} at maximum load exceeds a transceiver's supply range. Therefore, in order to provide a stable, load independent supply while maintaining maximum possible efficiency the implementation of a low dropout regulator (LDO) is strongly advised.

The final converter circuit is shown in Figure 3. The measured V_{OUT} and efficiency characteristics for the regulated and unregulated outputs are shown in Figure 4 to Figure 23.

HT6501 DRIVE CAPABILITY

The HT6501 transformer driver is designed for low-power push-pull converters with input and output voltages in the range of 3 V to 5.5 V. While converter designs with higher output voltages are possible, care must be taken that higher turns ratios don't lead to primary currents that exceed the HT6501 specified current limits.

LDO SELECTION

The minimum requirements for a suitable low dropout regulator are:

- Its current drive capability should slightly exceed the specified load current of the application to prevent the LDO from dropping out of regulation. Therefore for a load current of 100 mA, choose a 100 mA to 150 mA LDO. While regulators with higher drive capabilities are acceptable, they also usually possess higher dropout voltages that will reduce overall converter efficiency.
- The internal dropout voltage, V_{DO}, at the specified load current should be as low as possible to maintain efficiency. For a low-cost 150 mA LDO, a V_{DO} of 150 mV at 100 mA is common. Be aware however, that this lower value is usually specified at room temperature and can increase by a factor of 2 over temperature, which in turn will raise the required minimum input voltage.
- The required minimum input voltage preventing the regulator from dropping out of line regulation is given with:

  $V_{I-min} = V_{DO-max} + V_{O-max}$.

  This means in order to determine V_I for worst-case condition, the user must take the maximum values for V_{DO} and V_O specified in the LDO data sheet for rated output current (i.e., 100 mA) and add them together. Also specify that the output voltage of the push-pull rectifier at the specified load current is equal or higher than V_{I-min}. If it is not, the LDO will lose line-regulation and any variations at the input will pass straight through to the output. Hence below V_{I-min} the output voltage will follow the input and the regulator behaves like a simple conductor.
- The maximum regulator input voltage must be higher than the rectifier output under no-load. Under this condition there is no secondary current reflected back to the primary, thus making the voltage drop across R_{DS-on} negligible and allowing the entire converter input voltage to drop across the primary. At this point the secondary reaches its maximum voltage of

  $V_{S-max} = V_{IN-max} \times n$

with V_{IN-max} as the maximum converter input voltage and n as the transformer turns ratio. Thus to prevent the LDO from damage the maximum regulator input voltage must be higher than V_{S-max}. Table 1 lists the maximum secondary voltages for various turns ratios commonly applied in push-pull converters with 100 mA output drive.

Table 1. Required maximum LDO Input Voltages for Various Push-pull Configurations

PUSH-PULL CONVERTER				LDO
CONFIGURATION	V_{IN-max} [V]	TURNS-RATIO	V_{S-max} [V]	V_{I-max} [V]
3.3 V_{IN} to 3.3 V_{OUT}	3.6	1.5 ± 3%	5.6	6 to 10
3.3 V_{IN} to 5 V_{OUT}	3.6	2.2 ± 3%	8.2	10

Table 1. Required maximum LDO Input Voltages for Various Push-pull Configurations (continued)

PUSH-PULL CONVERTER				LDO
CONFIGURATION	V_{IN-max} [V]	TURNS-RATIO	V_{S-max} [V]	V_{I-max} [V]
5 V_{IN} to 5 V_{OUT}	5.5	1.5 ± 3%	8.5	10

DIODE SELECTION

A rectifier diode should always possess low-forward voltage to provide as much voltage to the converter output as possible. When used in high-frequency switching applications, such as the HT6501 however, the diode must also possess a short recovery time. Schottky diodes meet both requirements and are therefore strongly recommended in push-pull converter designs. An excellent choice for low-volt applications is the MBR0520L with a typical forward voltage of 275 mV at 100 mA forward current. For higher output voltages such as ±10 V and above use the MBR0530 which provides a higher DC blocking voltage of 30 V.



Figure 34. Diode Forward Characteristics for MBR0520L (left) and MBR0530 (right)

CAPACITOR SELECTION

The capacitors in the converter circuit in Figure 3 are multi-layer ceramic chip (MLCC) capacitors.

As with all high speed CMOS ICs, the HT6501 requires a bypass capacitor in the range of 10 nF to 100 nF.

The input bulk capacitor at the center-tap of the primary supports large currents into the primary during the fast switching transients. For minimum ripple make this capacitor 10 µF to 22 µF. In a 2-layer PCB design with a dedicated ground plane, place this capacitor close to the primary center-tap to minimize trace inductance. In a 4-layer board design with low-inductance reference planes for ground and V_{IN}, the capacitor can be placed at the supply entrance of the board. To ensure low-inductance paths use two vias in parallel for each connection to a reference plane or to the primary center-tap.

The bulk capacitor at the rectifier output smoothes the output voltage. Make this capacitor 10 µF to 22 µF.

The small capacitor at the regulator input is not necessarily required. However good analog design practice suggests, using a small value of 47 nF to 100 nF improves the regulator's transient response and noise rejection.

The LDO output capacitor buffers the regulated output for the subsequent isolator and transceiver circuitry. The choice of output capacitor depends on the LDO stability requirements specified in the data sheet. However, in most cases, a low-ESR ceramic capacitor in the range of 4.7 µF to 10 µF will satisfy these requirements.

TRANSORMER SELECTION

V-t Product Calculation

To prevent a transformer from saturation its V-t product must be greater than the maximum V-t product applied by the HT6501. The maximum voltage delivered by the HT6501 is the nominal converter input plus 10%. The maximum time this voltage is applied to the primary is half the period of the lowest frequency at the specified input voltage. Therefore, the transformer's minimum V-t product is determined through:

$$Vt_{min} \geq V_{IN\text{-}max} \times \frac{T_{max}}{2} = \frac{V_{IN\text{-}max}}{2 \times f_{min}} \quad (1)$$

Inserting the numeric values from the data sheet into the equation above yields the minimum V-t products of

$$Vt_{min} \geq \frac{3.6\ V}{2 \times 250\ kHz} = 7.2\ V\mu s \quad \text{for 3.3 V, and}$$

$$Vt_{min} \geq \frac{5.5\ V}{2 \times 300\ kHz} = 9.1\ V\mu s \quad \text{for 5 V applications.} \quad (2)$$

Common V-t values for low-power center-tapped transformers range from 22 Vμs to 150 Vμs with typical footprints of 10 mm x 12 mm. However, transformers specifically designed for PCMCIA applications provide as little as 11 Vμs and come with a significantly reduced footprint of 6 mm x 6 mm only.

While Vt-wise all of these transformers can be driven by the HT6501, other important factors such as isolation voltage, transformer wattage, and turns ratio must be considered before making the final decision.

Turns Ratio Estimate

Assume the rectifier diodes and linear regulator has been selected. Also, it has been determined that the transformer choosen must have a V-t product of at least 11 Vμs. However, before searching the manufacturer websites for a suitable transformer, the user still needs to know its minimum turns ratio that allows the push-pull converter to operate flawlessly over the specified current and temperature range. This minimum transformation ratio is expressed through the ratio of minimum secondary to minimum primary voltage multiplied by a correction factor that takes the transformer's typical efficiency of 97% into account:

$$V_{P\text{-}min} = V_{IN\text{-}min} - V_{DS\text{-}max} \quad (3)$$

$V_{S\text{-}min}$ must be large enough to allow for a maximum voltage drop, $V_{F\text{-}max}$, across the rectifier diode and still provide sufficient input voltage for the regulator to remain in regulation. From the LDO SELECTION section, this minimum input voltage is known and by adding $V_{F\text{-}max}$ gives the minimum secondary voltage with:

$$V_{S\text{-}min} = V_{F\text{-}max} + V_{DO\text{-}max} + V_{O\text{-}max} \quad (4)$$



Figure 35. Establishing the Required Minimum Turns Ratio Through $n_{min} = 1.031 \times V_{S\text{-}min} / V_{P\text{-}min}$

Then calculating the available minimum primary voltage, $V_{P\text{-}min}$, involves subtracting the maximum possible drain-source voltage of the HT6501, $V_{DS\text{-}max}$, from the minimum converter input voltage $V_{IN\text{-}min}$:

$$V_{P\text{-}min} = V_{IN\text{-}min} - V_{DS\text{-}max} \quad (5)$$

$V_{DS\text{-}max}$ however, is the product of the maximum $R_{DS(on)}$ and I_D values for a given supply specified in the HT6501 data sheet:

$$V_{DS\text{-}max} = R_{DS\text{-}max} \times I_{Dmax} \quad (6)$$

Then inserting Equation 6 into Equation 5 yields:

$$V_{P\text{-}min} = V_{IN\text{-}min} - R_{DS\text{-}max} \times I_{Dmax} \quad (7)$$

and inserting Equation 7 and Equation 4 into Equation 3 provides the minimum turns ration with:

$$n_{min} = 1.031 \times \frac{V_{F\text{-}max} + V_{DO\text{-}max} + V_{O\text{-}max}}{V_{IN\text{-}min} - R_{DS\text{-}max} \times I_{D\text{-}max}} \quad (8)$$

Example:

For a 3.3 V_{IN} to 5 V_{OUT} converter using the rectifier diode MBR0520L and the 5 V LDO TPS76350, the data sheet values taken for a load current of 100 mA and a maximum temperature of 85°C are $V_{F\text{-}max}$ = 0.2 V, $V_{DO\text{-}max}$ = 0.2 V, and $V_{O\text{-}max}$ = 5.175 V.

Then assuming that the converter input voltage is taken from a 3.3 V controller supply with a maximum ±2% accuracy makes $V_{IN\text{-}min}$ = 3.234 V. Finally the maximum values for drain-source resistance and drain current at 3.3 V are taken from the HT6501 data sheet with $R_{DS\text{-}max}$ = 3 Ω and $I_{D\text{-}max}$ = 150 mA.

Inserting the values above into Equation 8 yields a minimum turns ratio of:

$$n_{min} = 1.031 \times \frac{0.2V + 0.2V + 5.175\ V}{3.234\ V - 3\ \Omega \times 150\ mA} = 2 \quad (9)$$

Most commercially available transformers for 3-to-5 V push-pull converters offer turns ratios between 2.0 and 2.3 with a common tolerance of ±3%.

HIGHER OUTPUT VOLTAGE DESIGNS

The HT6501 can drive push-pull converters that provide high output voltages of up to 30 V, or bipolar outputs of up to ±15 V. Using commercially available center-tapped transformers, with their rather low turns ratios of 0.8 to 5, requires different rectifier topologies to achieve high output voltages. Figure 36 to Figure 39 show some of these topologies together with their respective open-circuit output voltages.



Figure 36. Bridge Rectifier with Center-Tapped Secondary Enables Bipolar Outputs



Figure 37. Bridge Rectifier Without Center-Tapped Secondary Performs Voltage Doubling



Figure 38. Half-wave Rectifier Without Center-tapped Secondary Performs Voltage Doubling, Centered Ground provides Bipolar Outputs



Figure 39. Half-wave Rectifier Without Centered Ground and Center-tapped Secondary Performs Voltage Doubling Twice, Hence Quadrupling V_{IN}

APPLICATION CIRCUITS



Figure 40. Isolated RS-485 Interface



Figure 41. Isolated CAN Interface



Figure 42. Isolated RS-232 Interface



Figure 43. Isolated Digital Input Module



Figure 44. Isolated SPI Interface for an Analog Input Module with 16 Inputs



Figure 45. Isolated I2C Interface for an Analog Data Acquisition System with 4 Inputs and 4 Outputs



Figure 46. Isolated 4-20mA Current Loop

PLASTIC SMALL–OUTLINE PACKAGE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
D. Falls within JEDEC MO–178 Variation AA.

DBV (R-PDSO-G5) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. Publication IPC-7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.