


Features

- Floating high-side driver in bootstrap operation to 600V
- Drives two N-channel MOSFETs or IGBTs in a half bridge configuration
- 1.4A source / 1.8A sink output current capability
- Outputs tolerant to negative transients
- Internal dead time of 400ns to protect MOSFETs
- Wide low side gate driver supply voltage: 10V to 20V
- Logic input (IN and SD*) 3.3V capability
- Schmitt triggered logic inputs with internal pull down
- Undervoltage lockout for high and low side drivers
- Extended temperature range: -40°C to +125°C

Applications

- DC-DC Converters
- AC-DC Inverters
- Motor Controls
- Class D Power Amplifiers

Typical Application



Description

The TF2184M is a high voltage, high speed gate driver capable of driving N-channel MOSFETs and IGBTs in a half bridge configuration. TF Semiconductor's high voltage process enables the TF2184M's high side to switch to 600V in a bootstrap operation.

The TF2184M logic inputs are compatible with standard TTL and CMOS levels (down to 3.3V) to interface easily with controlling devices. The driver outputs feature high pulse current buffers designed for minimum driver cross conduction. TF2184M has a fixed internal deadtime of 400ns (typical).

The TF2184M is offered in PDIP-8 and SOIC-8(N) packages and operate over an extended -40 $^{\circ}$ C to +125 $^{\circ}$ C temperature range.





PDIP-8

Ordering Information


Year Year Week Week

PART NUMBER	PACKAGE	PACK / Qty	MARK
TF2184M-3AS	PDIP-8	Tube / 50	TF2184M Lot ID
TF2184M-TAU	SOIC-8(N)	Tube / 100	YYWW TF2184M
TF2184M-TAH	SOIC-8(N)	T&R / 2500	Lot ID

www.tfsemi.com Rev. 1.3








Top View: PDIP-8, SOIC-8 **TF2184M**

Pin Descriptions

PIN NAME	PIN NUMBER	PIN DESCRIPTION
IN	1	Logic input for high-side and low-side gate driver outputs (HO and LO), in phase with HO.
SD*	2	Logic input for shutdown, enabled low
COM	3	Low-side and logic return
LO	4	Low-side gate drive output
V _{cc}	5	Low-side and logic fixed supply
V _s	6	High-side floating supply return
НО	7	High-side gate drive output
V _B	8	High-side floating supply

Functional Block Diagram



Absolute Maximum Ratings (NOTE1)

V_B - High side floating supply voltage0.3V to +624V
V_{s} - High side floating supply offset voltage V_{B} -24V to V_{B} +0.3V
V_{HO} -High side floating output voltage V_s -0.3V to V_B +0.3V
dV_s/dt - Offset supply voltage transient50 V/ns
V _{cc} - Low-side fixed supply voltage0.3V to +24V
V_{LO}^{-} Low-side output voltage0.3V to V_{CC}^{-} +0.3V
V_{IN} - Logic input voltage (IN and SD*)0.3V to V_{CC} +0.3V

NOTE1 Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

P_D - Package power dissipation at $T_A \le 25$ °C SOIC-8	0.625W
PDIP-8	
FDIF-6	1.000
SOIC-8(N) Thermal Resistance (NOTE2)	
θ_{JA}	200 °C/W
PDIP-8 Thermal Resistance (NOTE2)	
θ_{JA}	125 °C/W
T _J - Junction operating temperature	+150 °C
T _L - Lead Temperature (soldering, 10 seconds)	+300°C
T _{stg} - Storage temerature	55 to 150 °C

NOTE2 When mounted on a standard JEDEC 2-layer FR-4 board.

Recommended Operating Conditions

Symbol	Parameter	MIN	MAX	Unit
V _B	High side floating supply absolute voltage	V _s + 10	V _s + 20	V
V _s	High side floating supply offset voltage	NOTE3	600	V
V _{HO}	High side floating output voltage	V _s	V _B	V
V _{cc}	Low side fixed supply voltage	10	20	V
V _{LO}	Low side output voltage	0	V _{cc}	V
V _{IN}	Logic input voltage (IN and SD*)	0	5	V
T _A	Ambient temperature	-40	125	°C

NOTE3 Logic operational for VS of -5V to +600V.

DC Electrical Characteristics (NOTE4)

 $\rm V_{BIAS}(\rm V_{CC}, \rm V_{BS}) = 15V, \rm T_A = 25~^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
V _{IH}	Logic "1" input voltage		2.5			
V _{IL}	Logic "0" input voltage	$V_{cc} = 10V \text{ to } 20V$			0.8	
V _{SD TH+}	SD* input positive going threshold	NÕTE5	2.5			.,
V _{SD, TH-}	SD* input negative going threshold				0.8	V
V _{OH}	High level output voltage, V _{BIAS} - V _O	$I_{O} = 0A$			1.2	
V _{OL}	Low level output voltage, V _o	I _o = 20mA			0.1	
I _{LK}	Offset supply leakage current	VB = VS = 600V			50	
I _{BSQ}	Quiescent V _{BS} supply current	V _{IN} = 0V or 5V	20	60	150	μΑ
I _{ccq}	Quiescent V _{cc} supply current	V _{IN} = 0V or 5V	0.4	1.6	2.0	mA
I _{IN+}	Logic "1" input bias current	IN = 5V, SD* = 0V		25	60	
I _{IN-}	Logic "0" input bias current	IN = 0V, SD* = 5V			1.0	μΑ
$V_{\rm BSUV+}$	V _{BS} supply under-voltage positive going threshold		8.0	8.9	9.8	
V_{BSUV}	V _{BS} supply under-voltage negative going threshold		7.4	8.2	9.0	V
$V_{\text{CCUV+}}$	V _{cc} supply under-voltage positive going threshold		8.0	8.9	9.8	
V _{CCUV} -	V _{cc} supply under-voltage negative going threshold		7.4	8.2	9.0	
I ₀₊	Output high short circuit pulsed current	$V_0 = 0V, PW \le 10 \ \mu s$	1.4	1.9		
I ₀₋	Output low short circuit pulsed current	$V_0 = 15V, PW \le 10 \mu s$	1.7	2.3		Α

NOTE4 The V_{IM} , V_{TH} , and I_{IM} parameters are applicable to the two logic input pins: IN and SD*. The V_0 and I_0 parameters are applicable to the respective output pins: HO and LO **NOTE5** For optimal operation, it is highly recommended that the input pulse (to IN and SD*) should have an amplitude of 2.5V minimum with a pulse width of 800ns minimum.



AC Electrical Characteristics

 $\rm V_{BIAS}(V_{CC},V_{BS})=15V, C_L=1000pF,$ and $\rm T_A=25~^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Conditions	MIN	ТҮР	MAX	Unit
t _{on}	Turn-on propogation delay	$V_S = 0V$		680	900	
t _{off}	Turn-off propogation delay	V _s = 0V or 600V		270	400	
t _{sD}	Shut-down propogation delay			180	270	
t _{DM ON}	Delay matching, HS & LS turn-on				90	ns
t _{DM OFF}	Delay matching, HS & LS turn-off	I ₀ = 0A			40	
t _r	Turn-on rise time			40	60	
t _f	Turn-off fall time	$V_s = 0V$		20	35	
t _{DT}	Deadtime: t _{DT LO-HO} & t _{DT HO-LO}		280	400	520	ns

Timing Waveforms




Figure 1. Input / Output Timing Diagram




Figure 2. Shutdown Waveform Definitions




Figure 3. Switching Time Waveform Definitions



Application Information




Figure 4. Primary side of Full Bridge converter using TF2184M

- **RRG1**, RRG2, RRG3, and RRG4 values are typically between 0Ω and 10Ω , exact value decided by MOSFET junction capacitance and drive current of gate driver; 10Ω is used in this example.
- It is **highly recommended** that the input pulse (to IN and SD*) should have an amplitude of 2.5V minimum (for VDD=15V) with a minimum pulse width of 80ns.
- **RG1**, RG2, RG3, and RG4 values are typically between 20Ω and 100Ω, exact value decided by MOSFET junction capacitance and drive current of gate driver; 50Ω is used in this example.
- RB1 and RB2 value is typically between 3Ω and 20Ω , exact value depending on bootstrap capacitor value and amount of current limiting required for bootstrap capacitor charging; 10Ω is used in this example. Also DB1 and DB2 should be an ultra fast diode of 1A rating minimum and voltage rating greater than system operating voltage.




Figure 5. Turn-on Propagation Delay vs. Supply Voltage




Figure 7. Turn-off Propagation Delay vs. Supply Voltage




Figure 9. Rise Time vs. Supply Voltage




Figure 6. Turn-on Propagation Delay vs. Temperature




Figure 8. Turn-off Propagation Delay vs. Temperature




Figure 10. Rise Time vs. Temperature




Figure 11. Fall Time vs. Supply Voltage




Figure 13. Deadtime vs. Supply Voltage




Figure 15. Delay Matching vs. Supply Voltage




Figure 12. Fall Time vs. Temperature




Figure 14. Deadtime vs. Temperature




Figure 16. Delay Matching vs. Temperature




Figure 17. Output Source Current vs. Supply Voltage




Figure 19. Output Sink Current vs. Supply Voltage




Figure 21. Quiescent Current vs. Supply Voltage




Figure 18. Output Source Current vs. Temperature




Figure 20. Output Sink Current vs. Temperature




Figure 22. Quiescent Current vs. Temperature




Figure 23. Logic 1 Input Voltage vs. Supply Voltage




Figure 25. Logic 0 Input Voltage vs. Supply Voltage




Figure 27. V_{CC} UVLO vs. Temperature




Figure 24. Logic 1 Input Voltage vs. Temperature




Figure 26. Logic 0 Input Voltage vs. Temperature




Figure 28. Offset Supply Leakage Current Temperature, VB=VS= 600V



Operation

Halfbridge Configuration

A common configuration used for the TF2184M is a half-bridge (see fig. 29). In a half-bridge configuration the source of the high-side MOSFET (Q_H) and the drain of the low-side MOSFET (Q_L) are connected. That line (V_S) is both the return for the high side in the gate driver IC as well as the output of the half-bridge. When Q_H is on and Q_L is off, V_S swings to high voltage, and when Q_H is off and Q_L is on, V_S swings to GND. Hence the output switches from GND to high voltage at the frequency of HIN and LIN, this line drives a transformer for a power supply, or a coil on a motor.

In this half-bridge configuration, high voltage DC is input to the MOSFETs, and converted to a high voltage switching signal to output to load (fig 29). The MOSFETs operate in saturation mode and an important function of the gate driver is to turn on the MOSFET quickly to minimize switching losses from the linear region of the MOSFET (turn on and turn off); the TF2184M has a typical rise/fall time of 40ns/20ns into a 1nF load.

Another important function of the gate driver IC in the half-bridge configuration is to convert the logic signals of control (TF2184M operates at logic 3V), to a voltage level and current capacity to drive the gate of the MOSFET and IGBT; this requires driving large currents initially to turn on/turn off the MOSFET quickly. Also the floating well of the high-side allows high voltage operation in the bootstrap operation.




Figure 29. TF2184M in a half-bridge configuration

Bootstrap Operation

The supply for the TF2184M High Side is provided by the bootstrap capacitor C_B (see fig 30). In the half-bridge configuration, V_S swings from 0V to V_{HV} depending on the PWM input of the IC. When V_S is 0V, V_{BS} will go below V_{CC} and V_{CC} will charge C_B . When HO goes high, V_S swings to V_{HV} , and V_{BS} remains at V_{CC} minus a diode drop (D_B) due to the voltage on C_B . This is the supply for the high side gate driver and allows the gate driver to function with the floating well (V_S) at the high voltage.

When considering the **value of the bootstrap capacitor** $\mathbf{C_B}$, it is important that it is sized to provide enough energy to quickly drive the gate of Q_H . Values of $1\mu F$ to $10\mu F$ are recommended, exact value depending on gate capacitance, and the noise in application. It is key to use a low ESR capacitor that is close to the device. This will best quickly supply charge to the gate of the MOSFET.




Figure 30. TF2184 high side in bootstrap operation



For a more detailed description on Gate Resistor Selection and Bootstrap Capacitor Selectrion, see the TF Semiconductor's High Voltage Gate Driver Application Note (AN1347).

Gate Drive Control

The most crucial time in the gate drive is the turn on and turn off of the MOSFET, and performing this function quickly, but with minimal noise and ringing is key. Too fast a rise/fall time can cause unnecessary ringing, and too slow a rise/fall time will increase switching losses in the MOSFET.

An example of just the high side gate driver is shown in figure 31 (any selection of gate driver components should be the same for high side and low side drive); two extra components are seen, $R_{\rm DH}$ and $D_{\rm H}$. With the careful selection of $R_{\rm GH}$ and $R_{\rm DH}$, it is possible to selectively control the rise time and fall time of the gate drive. For turn on, all current will go from the IC through $R_{\rm GH}$ and charge the MOSFET gate capacitor, hence increasing or decreasing $R_{\rm GH}$ will increase or decrease rise time in the application. With the addition of $D_{\rm H}$, the fall time can be separately controlled as the turn off current flows from the MOSFET gate capacitor, through $D_{\rm H}$ and $R_{\rm DH}$ to the driver in the IC to VS. So increasing or decreasing $R_{\rm DH}$ will increase or decrease the fall time.

Increasing turn on and turn off has the effect of limiting ringing and noise due to parasitic inductances, hence with a noisy environment, it may be necessary to increase the gate resistors. For **gate resistor value selection** the exact value depends on the type of application and desired level of noise and ringing expected. Generally, power supplies switch at a fast speed, and want to squeeze out efficiency of the MOSFETs, solower values are recommended, for example RGH = 5Ω - 20Ω . For motors, the switching speed is generally slower, and the application has more inherent noise, so higher values are recommended, for example RGH = 20Ω - 100Ω .




Figure 31. Gate Drive Control



Application Information

Layout Considerations

Layout plays a considerable role in noise and ringing in a circuit; unwanted noise coupling, unpredicted glitches and abnormal operation could arise due to poor layout of the associated components. Figure 32 shows a halfbridge schematic with parasitic inductances in the high current path $(L_{p_1}, L_{p_2}, L_{p_3}, L_{p_4})$ which would be caused by inductance in the metal of the trace. Considering fig. 32, the length of the tracks in red should be minimized, and the bootstrap capacitor (C_B) and the decoupling capacitor (C_D) should be placed as close to the IC as possible. Low ESR ceramic capacitors should be used to minimize inductance. And finally the gate resistors $(R_{GH}$ and $R_{GL})$ and the sense resistor (R_S) should be surface mount devices. These suggestions will reduce the parasitics due to the PCB traces.

Generally, for the **decoupling capacitor** on VCC, at least one low ESR capacitor is recommended with it close to the device as possible. Recommended values are $1\mu F$ to $10\mu F$. A second smaller decoupling capacitor is sometimes added to provide better high frequency response (for example $0.1\mu F$).




Figure 32. Layout Suggestions for TF2184M in a halfbridge



Application Example





Figure 33. 360W Active Clamp Forward Converter using the TF2184M



Package Dimensions (SOIC-8 N)

Please contact support@tfsemi.com for package availability.



NOTES: UNLESS OTHERWISE SPECIFIED


1. REFERENCE JEDEC REGISTRATION MS-012, VARIATION AA.

CONTROLLING DIMENSION IS MILLIMETER
VALUES IN [] ARE INCHES
DIMENSIONS IN [] FOR REFERENCE ONLY



Package Dimensions (PDIP-8)

Please contact support@tfsemi.com for package availability.





Revision History

Rev.	Change	Owner	Date
1.0	First release, final datasheet	Keith Spaulding	4/22/2019
1.1	Add Application Information and Note 5	Keith Spaulding	8/17/2020
1.2	Edited deadtime ($t_{\rm DT}$) specification	Keith Spaulding	12/15/2020
1.3	Application Notes Update	Raj Selvaraj	06/22/20210

Important Notice

TF Semiconductor Solutions (TFSS) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC TFSS PRODUCTS ARE SPECIFICALLY DESIGNATED BY TFSS FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF TFSS PRODUCTS WHICH TFSS HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER'S RISK.

TFSS assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using TFSS products.

Resale of TFSS products or services with statements different from or beyond the parameters stated by TFSS for that product or service voids all express and any implied warranties for the associated TFSS product or service. TFSS is not responsible or liable for any such statements.

©2021 TFSS. All Rights Reserved. Information and data in this document are owned by TFSS wholly and may not be edited , reproduced, or redistributed in any way without the express written consent from TFSS.

For additional information please contact support@tfsemi.com or visit www.tfsemi.com.