



AiP74LVC/LVCH16373

16-bit D-type transparent latch; 3-state

Product Specification

Specification Revision History:

Version	Date	Description
2017-12-A1	2017-12	New
2021-12-A2	2021-12	Modify Ordering Information
2022-02-A3	2022-02	Modify ambient temperature to -40°C~+105°C and add electrical characteristics of -40°C~+105°C



1、 General Description

The AiP74LVC/LVCH16373 are 16-bit D-type transparent latches featuring separate D-type inputs with bus hold (AiP74LVCH16373 only) for each latch and 3-state outputs for bus-oriented applications. One Latch Enable (LE) input and one Output Enable(\overline{OE}) are provided for each octal. Inputs can be driven from either 3.3V or 5V devices. When disabled, up to 5.5V can be applied to the outputs. These features allow the use of these devices in mixed 3.3V and 5V applications.

The device consists of two sections of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the Dn inputs enter the latches. In this condition, the latches are transparent, that is, the latch outputs change each time its corresponding D-input changes. The latches store the information that was present at the D-inputs one set-up time (t_{su}) preceding the HIGH-to-LOW transition of LE. When \overline{OE} is LOW, the contents of the eight latches are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the latches. Bus hold on the data inputs eliminates the need for external pull-up resistors to hold unused inputs.

Features:

- 5V tolerant inputs/outputs for interfacing with 5V logic
- Wide supply voltage range from 1.2V to 3.6V
- CMOS low power consumption
- Multibyte flow-through standard pinout architecture
- Multiple low inductance supply pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bus hold (AiP74LVCH16373 only)
- High-impedance when $V_{CC}=0V$
- Specified from $-40^{\circ}C$ to $+105^{\circ}C$
- Packaging information: TSSOP48

**Ordering Information:****Tube packing specifications:**

Part number	Packaging form	Marking code	Tube quantity	Boxed tube quantity	Boxed quantity	Notes
AiP74LVC16373 TA48.TB	TSSOP48(1)	74LVC16373	38 PCS/tube	200 tube/box	7600 PCS/box	Dimensions of plastic enclosure: 12.5mm×6.1mm Pin spacing: 0.5mm
AiP74LVCH16373 TA48.TB	TSSOP48(1)	74LVCH16373	38 PCS/tube	200 tube/box	7600 PCS/box	Dimensions of plastic enclosure: 12.5mm×6.1mm Pin spacing: 0.5mm
AiP74LVC16373 TA48.TB	TSSOP48(2)	74LVC16373	38 PCS/tube	100 tube/box	3800 PCS/box	Dimensions of plastic enclosure: 12.5mm×6.1mm Pin spacing: 0.5mm
AiP74LVCH16373 TA48.TB	TSSOP48(2)	74LVCH16373	38 PCS/tube	100 tube/box	3800 PCS/box	Dimensions of plastic enclosure: 12.5mm×6.1mm Pin spacing: 0.5mm

Reel packing specifications:

Part number	Packaging form	Marking code	Reel quantity	Boxed reel quantity	Notes
AiP74LVC16373 TA48.TR	TSSOP48	74LVC16373	3000 PCS/reel	6000 PCS/box	Dimensions of plastic enclosure: 12.5mm×6.1mm Pin spacing: 0.5mm
AiP74LVCH16373 TA48.TR	TSSOP48	74LVCH16373	3000 PCS/reel	6000 PCS/box	Dimensions of plastic enclosure: 12.5mm×6.1mm Pin spacing: 0.5mm

Note: If the physical information is inconsistent with the ordering information, please refer to the actual product.



2、Block Diagram And Pin Description

2.1、Block Diagram




Figure 1. Logic symbol




Figure 2. IEC logic symbol




Figure 3. Logic diagram




Figure 4. Bus hold circuit

2.2. Pin Configurations

$\overline{1OE}$	1	48	1LE
1Q0	2	47	1D0
1Q1	3	46	1D1
GND	4	45	GND
1Q2	5	44	1D2
1Q3	6	43	1D3
V _{CC}	7	42	V _{CC}
1Q4	8	41	1D4
1Q5	9	40	1D5
GND	10	39	GND
1Q6	11	38	1D6
1Q7	12	37	1D7
2Q0	13	36	2D0
2Q1	14	35	2D1
GND	15	34	GND
2Q2	16	33	2D2
2Q3	17	32	2D3
V _{CC}	18	31	V _{CC}
2Q4	19	30	2D4
2Q5	20	29	2D5
GND	21	28	GND
2Q6	22	27	2D6
2Q7	23	26	2D7
$\overline{2OE}$	24	25	2LE



2.3、Pin Description

Pin No.	Pin Name	Description
1	1 \overline{OE}	output enable input (active LOW)
24	2 \overline{OE}	output enable input (active LOW)
48	1LE	latch enable input (active HIGH)
25	2LE	latch enable input (active HIGH)
4,10,15,21,28,34,39,45	GND	ground (0V)
7,18,31,42	V _{CC}	supply voltage
2,3,5,6,8,9,11,12	1Q0 to 1Q7	data output
13,14,16,17,19,20,22,23	2Q0 to 2Q7	data output
47,46,44,43,41,40,38,37	1D0 to 1D7	data input
36,35,33,32,30,29,27,26	2D0 to 2D7	data input

2.4、Function Table

Operating modes	Input			Internal latch	Output nQ0 to nQ7
	n \overline{OE}	nLE	nDn		
Enable and read register (transparent mode)	L	H	L	L	L
	L	H	H	H	H
Latch and read register	L	L	l	L	L
	L	L	h	H	H
Latch register and disable outputs	H	L	l	L	Z
	H	L	h	H	Z

Note:

H=HIGH voltage level

h=HIGH voltage level one set-up time prior to the HIGH to LOW LE transition

L=LOW voltage level

l=LOW voltage level one set-up time prior to the HIGH to LOW LE transition

Z=high-impedance OFF-state



3、Electrical Parameter

3.1、Absolute Maximum Ratings

(Voltages are referenced to GND(ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Max.	Unit
supply voltage	V_{CC}	-	-0.5	+6.5	V
input clamping current	I_{IK}	$V_I < 0V$	-50	-	mA
input voltage	V_I	$_$ ^[1]	-0.5	+6.5	V
output clamping current	I_{OK}	$V_O > V_{CC}$ or $V_O < 0V$	-	± 50	mA
output voltage	V_O	output HIGH or LOW state ^[2]	-0.5	$V_{CC} + 0.5$	V
		output 3-state ^[2]	-0.5	+6.5	V
output current	I_O	$V_O = 0V$ to V_{CC}	-	± 50	mA
supply current	I_{CC}	-	-	100	mA
ground current	I_{GND}	-	-100	-	mA
storage temperature	T_{stg}	-	-65	+150	°C
total power dissipation	P_{tot}	$_$ ^[3]	-	500	mW
Soldering temperature	T_L	10s	250		°C

Note:

[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

[2] The output voltage ratings may be exceeded if the output current ratings are observed.

[3] Above 60°C, the value of P_{tot} derates linearly with 5.5mW/K.

3.2、Recommended Operating Conditions

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
supply voltage	V_{CC}	-	1.65	-	3.6	V
		functional	1.2	-	3.6	V
input voltage	V_I	-	0	-	5.5	V
output voltage	V_O	output HIGH or LOW state	0	-	V_{CC}	V
		output 3-state	0	-	5.5	V
ambient temperature	T_{amb}	in free air	-40	-	+105	°C
input transition rise and fall rate	$\Delta t / \Delta V$	$V_{CC} = 1.65V$ to $2.7V$	0	-	20	ns/V
		$V_{CC} = 2.7V$ to $3.6V$	0	-	10	ns/V



3.3、Electrical Characteristics

3.3.1、DC Characteristics 1

($T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ. ^[1]	Max.	Unit	
HIGH-level input voltage	V_{IH}	$V_{CC}=1.2\text{V}$	1.08	-	-	V	
		$V_{CC}=1.65\text{V}$ to 1.95V	$0.65 \times V_{CC}$	-	-	V	
		$V_{CC}=2.3\text{V}$ to 2.7V	1.7	-	-	V	
		$V_{CC}=2.7\text{V}$ to 3.6V	2.0	-	-	V	
LOW-level input voltage	V_{IL}	$V_{CC}=1.2\text{V}$	-	-	0.12	V	
		$V_{CC}=1.65\text{V}$ to 1.95V	-	-	$0.35 \times V_{CC}$	V	
		$V_{CC}=2.3\text{V}$ to 2.7V	-	-	0.7	V	
		$V_{CC}=2.7\text{V}$ to 3.6V	-	-	0.8	V	
HIGH-level output voltage	V_{OH}	$V_I = V_{IH}$ or V_{IL}	$I_O = -100\mu\text{A}$; $V_{CC} = 1.65\text{V}$ to 3.6V	$V_{CC} - 0.2$	-	-	V
			$I_O = -4\text{mA}$; $V_{CC} = 1.65\text{V}$	1.2	-	-	V
			$I_O = -8\text{mA}$; $V_{CC} = 2.3\text{V}$	1.8	-	-	V
			$I_O = -12\text{mA}$; $V_{CC} = 2.7\text{V}$	2.2	-	-	V
			$I_O = -18\text{mA}$; $V_{CC} = 3.0\text{V}$	2.4	-	-	V
			$I_O = -24\text{mA}$; $V_{CC} = 3.0\text{V}$	2.2	-	-	V
LOW-level output voltage	V_{OL}	$V_I = V_{IH}$ or V_{IL}	$I_O = 100\mu\text{A}$; $V_{CC} = 1.65\text{V}$ to 3.6V	-	-	0.2	V
			$I_O = 4\text{mA}$; $V_{CC} = 1.65\text{V}$	-	-	0.45	V
			$I_O = 8\text{mA}$; $V_{CC} = 2.3\text{V}$	-	-	0.6	V
			$I_O = 12\text{mA}$; $V_{CC} = 2.7\text{V}$	-	-	0.4	V
			$I_O = 24\text{mA}$; $V_{CC} = 3.0\text{V}$	-	-	0.55	V
input leakage current	I_I	$V_{CC} = 3.6\text{V}$; $V_I = 5.5\text{V}$ or GND ^[2]	-	± 0.1	± 5	μA	
OFF-state output current	I_{OZ}	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 3.6\text{V}$; $V_O = 5.5\text{V}$ or GND ^[2]	-	± 0.1	± 5	μA	
power-off leakage current	I_{OFF}	$V_{CC} = 0\text{V}$; V_I or $V_O = 5.5\text{V}$	-	± 0.1	± 10	μA	
supply current	I_{CC}	$V_{CC} = 3.6\text{V}$; $V_I = V_{CC}$ or GND; $I_O = 0\text{A}$	-	0.1	20	μA	
additional supply current	ΔI_{CC}	per input pin; $V_{CC} = 2.7\text{V}$ to 3.6V ; $V_I = V_{CC} - 0.6\text{V}$; $I_O = 0\text{A}$	-	5	500	μA	
input capacitance	C_I	$V_{CC} = 0\text{V}$ to 3.6V ; $V_I = \text{GND}$ to V_{CC}	-	5.0	-	pF	
bus hold LOW current	I_{BHL}	$V_{CC} = 1.65\text{V}$; $V_I = 0.58\text{V}$ ^{[3][4]}	10	-	-	μA	
		$V_{CC} = 2.3\text{V}$; $V_I = 0.7\text{V}$	30	-	-	μA	
		$V_{CC} = 3.0\text{V}$; $V_I = 0.8\text{V}$	75	-	-	μA	
bus hold HIGH current	I_{BHH}	$V_{CC} = 1.65\text{V}$; $V_I = 1.07\text{V}$ ^{[3][4]}	-10	-	-	μA	
		$V_{CC} = 2.3\text{V}$; $V_I = 1.7\text{V}$	-30	-	-	μA	
		$V_{CC} = 3.0\text{V}$; $V_I = 2.0\text{V}$	-75	-	-	μA	
bus hold LOW	I_{BHLO}	$V_{CC} = 1.95\text{V}$ ^{[3][5]}	200	-	-	μA	
		$V_{CC} = 2.7\text{V}$	300	-	-	μA	



overdrive current		$V_{CC}=3.6V$	500	-	-	uA
bus hold HIGH overdrive current	I_{BHHO}	$V_{CC}=1.95V^{[3][5]}$	-200	-	-	uA
		$V_{CC}=2.7V$	-300	-	-	uA
		$V_{CC}=3.6V$	-500	-	-	uA

Note:

- [1] All typical values are measured at $V_{CC}=3.3V$ (unless stated otherwise) and $T_{amb}=25^{\circ}C$.
- [2] The bus hold circuit is switched off when $V_I > V_{CC}$ allowing 5.5V on the input pin.
- [3] Valid for data inputs (AiP74LVCH16373) only; control inputs do not have a bus hold circuit.
- [4] The specified sustaining current at the data inputs holds the input below the specified V_I level.
- [5] The specified overdrive current at the data input forces the data input to the opposite logic input state.

3.3.2、DC Characteristics 2

($T_{amb}=-40^{\circ}C$ to $+105^{\circ}C$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ. ^[1]	Max.	Unit	
HIGH-level input voltage	V_{IH}	$V_{CC}=1.2V$	1.08	-	-	V	
		$V_{CC}=1.65V$ to $1.95V$	$0.65 \times V_{CC}$	-	-	V	
		$V_{CC}=2.3V$ to $2.7V$	1.7	-	-	V	
		$V_{CC}=2.7V$ to $3.6V$	2.0	-	-	V	
LOW-level input voltage	V_{IL}	$V_{CC}=1.2V$	-	-	0.12	V	
		$V_{CC}=1.65V$ to $1.95V$	-	-	$0.35 \times V_{CC}$	V	
		$V_{CC}=2.3V$ to $2.7V$	-	-	0.7	V	
		$V_{CC}=2.7V$ to $3.6V$	-	-	0.8	V	
HIGH-level output voltage	V_{OH}	$V_I=V_{IH}$ or V_{IL}	$I_O=-100uA$; $V_{CC}=1.65V$ to $3.6V$	$V_{CC}-0.3$	-	-	V
			$I_O=-4mA$; $V_{CC}=1.65V$	1.05	-	-	V
			$I_O=-8mA$; $V_{CC}=2.3V$	1.65	-	-	V
			$I_O=-12mA$; $V_{CC}=2.7V$	2.05	-	-	V
			$I_O=-18mA$; $V_{CC}=3.0V$	2.25	-	-	V
			$I_O=-24mA$; $V_{CC}=3.0V$	2.0	-	-	V
LOW-level output voltage	V_{OL}	$V_I=V_{IH}$ or V_{IL}	$I_O=100uA$; $V_{CC}=1.65V$ to $3.6V$	-	-	0.3	V
			$I_O=4mA$; $V_{CC}=1.65V$	-	-	0.65	V
			$I_O=8mA$; $V_{CC}=2.3V$	-	-	0.8	V
			$I_O=12mA$; $V_{CC}=2.7V$	-	-	0.6	V
			$I_O=24mA$; $V_{CC}=3.0V$	-	-	0.8	V
input leakage current	I_I	$V_{CC}=3.6V$; $V_I=5.5V$ or GND ^[2]	-	-	± 20	uA	
OFF-state output current	I_{OZ}	$V_I=V_{IH}$ or V_{IL} ; $V_{CC}=3.6V$; $V_O=5.5V$ or GND ^[2]	-	-	± 20	uA	
power-off leakage current	I_{OFF}	$V_{CC}=0V$; V_I or $V_O=5.5V$	-	-	± 20	uA	
supply current	I_{CC}	$V_{CC}=3.6V$; $V_I=V_{CC}$ or GND; $I_O=0A$	-	-	80	uA	
additional supply	ΔI_{CC}	per input pin; $V_{CC}=2.7V$ to $3.6V$;	-	-	5000	uA	



current		$V_I=V_{CC}-0.6V; I_O=0A$				
bus hold LOW current	I_{BHL}	$V_{CC}=1.65V; V_I=0.58V^{[3][4]}$	10	-	-	uA
		$V_{CC}=2.3V; V_I=0.7V$	25	-	-	uA
		$V_{CC}=3.0V; V_I=0.8V$	60	-	-	uA
bus hold HIGH current	I_{BHH}	$V_{CC}=1.65V; V_I=1.07V^{[3][4]}$	-10	-	-	uA
		$V_{CC}=2.3V; V_I=1.7V$	-25	-	-	uA
		$V_{CC}=3.0V; V_I=2.0V$	-60	-	-	uA
bus hold LOW overdrive current	I_{BHLO}	$V_{CC}=1.95V^{[3][5]}$	200	-	-	uA
		$V_{CC}=2.7V$	300	-	-	uA
		$V_{CC}=3.6V$	500	-	-	uA
bus hold HIGH overdrive current	I_{BHHO}	$V_{CC}=1.95V^{[3][5]}$	-200	-	-	uA
		$V_{CC}=2.7V$	-300	-	-	uA
		$V_{CC}=3.6V$	-500	-	-	uA

Note:

[1] All typical values are measured at $V_{CC}=3.3V$ (unless stated otherwise) and $T_{amb}=25^{\circ}C$.

[2] The bus hold circuit is switched off when $V_I > V_{CC}$ allowing 5.5V on the input pin.

[3] Valid for data inputs (AiP74LVCH16373) only; control inputs do not have a bus hold circuit.

[4] The specified sustaining current at the data inputs holds the input below the specified V_I level.

[5] The specified overdrive current at the data input forces the data input to the opposite logic input state.

3.3.3. AC Characteristics 1

($T_{amb}=-40^{\circ}C$ to $+85^{\circ}C$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ. ^[1]	Max.	Unit	
propagation delay	t_{pd}	Dn to Qn; see Figure 5 ^[2]	$V_{CC}=1.2V$	-	12	-	ns
			$V_{CC}=1.65V$ to $1.95V$	1.5	5.4	11.4	ns
			$V_{CC}=2.3V$ to $2.7V$	1.0	2.9	5.7	ns
			$V_{CC}=2.7V$	1.5	2.9	4.9	ns
		LE to Qn; see Figure 6	$V_{CC}=3.0V$ to $3.6V$	1.0	2.4	4.4	ns
			$V_{CC}=1.2V$	-	14	-	ns
			$V_{CC}=1.65V$ to $1.95V$	2.0	6.4	12.4	ns
			$V_{CC}=2.3V$ to $2.7V$	1.5	3.4	6.1	ns
enable time	t_{en}	$V_{CC}=2.7V$	1.5	3.0	5.3	ns	
		$V_{CC}=3.0V$ to $3.6V$	1.5	2.9	4.8	ns	
		$V_{CC}=1.2V$	-	18	-	ns	
		$V_{CC}=1.65V$ to $1.95V$	1.5	5.5	12.4	ns	
disable time	t_{dis}	$V_{CC}=2.3V$ to $2.7V$	1.0	3.1	6.6	ns	
		$V_{CC}=2.7V$	1.5	3.3	5.7	ns	
		$V_{CC}=3.0V$ to $3.6V$	1.0	2.5	4.9	ns	
		$V_{CC}=1.2V$	-	11	-	ns	
pulse width	t_w	$V_{CC}=1.65V$ to $1.95V$	5.0	-	-	ns	
		$V_{CC}=2.3V$ to $2.7V$	1.0	2.5	5.1	ns	
		$V_{CC}=2.7V$	1.5	3.3	6.3	ns	
		$V_{CC}=3.0V$ to $3.6V$	1.5	3.1	5.4	ns	



		Figure 6	$V_{CC}=2.3V$ to $2.7V$	4.0	-	-	ns								
			$V_{CC}=2.7V$	3.0	-	-	ns								
			$V_{CC}=3.0V$ to $3.6V$	3.0	2.0	-	ns								
set-up time	t_{su}	Dn to LE; see Figure 8	$V_{CC}=1.65V$ to $1.95V$	3.0	-	-	ns								
			$V_{CC}=2.3V$ to $2.7V$	2.5	-	-	ns								
			$V_{CC}=2.7V$	2.0	-	-	ns								
hold time	t_h	Dn to LE; see Figure 8	$V_{CC}=3.0V$ to $3.6V$	2.0	1.0	-	ns								
			$V_{CC}=1.65V$ to $1.95V$	2.5	-	-	ns								
			$V_{CC}=2.3V$ to $2.7V$	2.0	-	-	ns								
output skew time	$t_{sk(o)}$		$V_{CC}=3.0V$ to $3.6V$ ^[3]	-	-	1.0	ns								
								power dissipation capacitance	C_{PD}	per input; $V_I=GND$ to V_{CC} ^[4]	$V_{CC}=1.65V$ to $1.95V$	-	10.8	-	pF
											$V_{CC}=2.3V$ to $2.7V$	-	13.0	-	pF
$V_{CC}=3.0V$ to $3.6V$	-	15.0	-	pF											

Note:

[1] Typical values are measured at $T_{amb}=25^{\circ}C$ and $V_{CC}=1.2V, 1.8V, 2.5V, 2.7V$ and $3.3V$ respectively.

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

t_{en} is the same as t_{PZL} and t_{PZH} .

t_{dis} is the same as t_{PLZ} and t_{PHZ} .

[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$P_D=C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o)$ where:

f_i =input frequency in MHz; f_o =output frequency in MHz

C_L =output load capacitance in pF

V_{CC} =supply voltage in Volts

N =number of inputs switching

$\sum(C_L \times V_{CC}^2 \times f_o)$ =sum of the outputs



3.3.4、AC Characteristics 2

($T_{amb} = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ. ^[1]	Max.	Unit	
propagation delay	t_{pd}	Dn to Qn; see Figure 5 ^[2]	$V_{CC}=1.65\text{V to }1.95\text{V}$	1.5	-	13.2	ns
			$V_{CC}=2.3\text{V to }2.7\text{V}$	1.0	-	6.6	ns
			$V_{CC}=2.7\text{V}$	1.5	-	6.5	ns
			$V_{CC}=3.0\text{V to }3.6\text{V}$	1.0	-	5.5	ns
		LE to Qn; see Figure 6	$V_{CC}=1.65\text{V to }1.95\text{V}$	2.0	-	14.4	ns
			$V_{CC}=2.3\text{V to }2.7\text{V}$	1.5	-	7.1	ns
			$V_{CC}=2.7\text{V}$	1.5	-	7.0	ns
			$V_{CC}=3.0\text{V to }3.6\text{V}$	1.5	-	6.0	ns
enable time	t_{en}	$\overline{\text{OE}}$ to Qn; see Figure 7 ^[2]	$V_{CC}=1.65\text{V to }1.95\text{V}$	1.5	-	14.3	ns
			$V_{CC}=2.3\text{V to }2.7\text{V}$	1.0	-	7.6	ns
			$V_{CC}=2.7\text{V}$	1.5	-	7.5	ns
			$V_{CC}=3.0\text{V to }3.6\text{V}$	1.0	-	6.5	ns
disable time	t_{dis}	$\overline{\text{OE}}$ to Qn; see Figure 7 ^[2]	$V_{CC}=1.65\text{V to }1.95\text{V}$	2.8	-	10.5	ns
			$V_{CC}=2.3\text{V to }2.7\text{V}$	1.0	-	6.0	ns
			$V_{CC}=2.7\text{V}$	1.5	-	8.0	ns
			$V_{CC}=3.0\text{V to }3.6\text{V}$	1.5	-	7.0	ns
pulse width	t_w	LE HIGH; see Figure 6	$V_{CC}=1.65\text{V to }1.95\text{V}$	5.0	-	-	ns
			$V_{CC}=2.3\text{V to }2.7\text{V}$	4.0	-	-	ns
			$V_{CC}=2.7\text{V}$	3.0	-	-	ns
			$V_{CC}=3.0\text{V to }3.6\text{V}$	3.0	-	-	ns
set-up time	t_{su}	Dn to LE; see Figure 8	$V_{CC}=1.65\text{V to }1.95\text{V}$	3.0	-	-	ns
			$V_{CC}=2.3\text{V to }2.7\text{V}$	2.5	-	-	ns
			$V_{CC}=2.7\text{V}$	2.0	-	-	ns
			$V_{CC}=3.0\text{V to }3.6\text{V}$	2.0	-	-	ns
hold time	t_h	Dn to LE; see Figure 8	$V_{CC}=1.65\text{V to }1.95\text{V}$	2.5	-	-	ns
			$V_{CC}=2.3\text{V to }2.7\text{V}$	2.0	-	-	ns
			$V_{CC}=2.7\text{V}$	0.9	-	-	ns
			$V_{CC}=3.0\text{V to }3.6\text{V}$	+0.9	-	-	ns
output skew time	$t_{sk(o)}$	$V_{CC}=3.0\text{V to }3.6\text{V}$ ^[3]	-	-	1.5	ns	

Note:

[1] Typical values are measured at $T_{amb}=25^{\circ}\text{C}$ and $V_{CC}=1.2\text{V}, 1.8\text{V}, 2.5\text{V}, 2.7\text{V}$ and 3.3V respectively.

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

t_{en} is the same as t_{PZL} and t_{PZH} .


t_{dis} is the same as t_{PLZ} and t_{PHZ} .

[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.




4、Testing Circuit

4.1、AC Testing Waveforms




V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 5. Input (Dn) to output (Qn) propagation delays




V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 6. Latch enable input (LE) pulse width, and the latch enable input to output (Qn) propagation delays



V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 7. 3-state enable and disable times



V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 8. Data set-up and hold times for the Dn input to the LE input

4.2. Measurement Points

Supply voltage	Input		Output		
	V_I	V_M	V_M	V_X	V_Y
V_{CC}	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$V_{OL} + 0.15V$	$V_{OH} - 0.15V$
1.2V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$V_{OL} + 0.15V$	$V_{OH} - 0.15V$
1.65V to 1.95V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$V_{OL} + 0.15V$	$V_{OH} - 0.15V$
2.3V to 2.7V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$V_{OL} + 0.15V$	$V_{OH} - 0.15V$
2.7V	2.7V	1.5V	1.5V	$V_{OL} + 0.3V$	$V_{OH} - 0.3V$
3.0V to 3.6V	2.7V	1.5V	1.5V	$V_{OL} + 0.3V$	$V_{OH} - 0.3V$



4.3、AC Testing Circuit




Figure 6. Test circuit for measuring switching times

Definitions for test circuit:

R_L =Load resistance.

C_L =Load capacitance including jig and probe capacitance.

R_T =Termination resistance should be equal to output impedance Z_o of the pulse generator.

V_{EXT} =External voltage for measuring switching times.


4.4、Test Data

Supply voltage	Input		Load		V_{EXT}		
	V_I	t_r, t_f	C_L	R_L	t_{PLH}, t_{PHL}	t_{PLZ}, t_{PZL}	t_{PHZ}, t_{PZH}
1.2V	V_{CC}	$\leq 2ns$	30pF	1k Ω	open	$2 \times V_{CC}$	GND
1.65V to 1.95V	V_{CC}	$\leq 2ns$	30pF	1k Ω	open	$2 \times V_{CC}$	GND
2.3V to 2.7V	V_{CC}	$\leq 2ns$	30pF	500 Ω	open	$2 \times V_{CC}$	GND
2.7V	2.7V	$\leq 2.5ns$	50pF	500 Ω	open	$2 \times V_{CC}$	GND
3.0V to 3.6V	2.7V	$\leq 2.5ns$	50pF	500 Ω	open	$2 \times V_{CC}$	GND



5、Package Information

5.1、TSSOP48



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	0.10	0.15
A2	0.85	0.95	1.05
A3	0.35	0.40	0.45
b	0.19	—	0.28
b1	0.18	0.20	0.23
c	0.15	—	0.21
c1	0.14	0.15	0.16
D	12.40	12.50	12.60
E	7.90	8.10	8.30
E1	6.00	6.10	6.20
e	0.50BSC		
L	0.45	—	0.75
L1	1.00REF		
θ	0	—	8°
$\varnothing1$	$\varnothing1.00 \times 0.10 \pm 0.05DP$		
$\varnothing2$	$\varnothing1.50 \times 0.075 \pm 0.025DP$		



6、 Statements And Notes

6.1、 The name and content of Hazardous substances or Elements in the product

Part name	Hazardous substances or Elements									
	Lead and lead compounds	Mercury and mercury compounds	Cadmium and cadmium compounds	Hexavalent chromium compounds	Polybrominated biphenyls	Polybrominated biphenyl ethers	Dibutyl phthalate	Butylbenzyl phthalate	Di-2-ethylhexyl phthalate	Diisobutyl phthalate
Lead frame	○	○	○	○	○	○	○	○	○	○
Plastic resin	○	○	○	○	○	○	○	○	○	○
Chip	○	○	○	○	○	○	○	○	○	○
The lead	○	○	○	○	○	○	○	○	○	○
Plastic sheet installed	○	○	○	○	○	○	○	○	○	○
explanation	○: Indicates that the content of hazardous substances or elements in the detection limit of the following the SJ/T11363-2006 standard. ×: Indicates that the content of hazardous substances or elements exceeding the SJ/T11363-2006 Standard limit requirements.									

6.2、 Notion

Recommended carefully reading this information before the use of this product;

The information in this document are subject to change without notice;

This information is using to the reference only, the company is not responsible for any loss;

The company is not responsible for the any infringement of the third party patents or other rights of the responsibility.