



**Please note that Cypress is an Infineon Technologies Company.**

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

**Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

**Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.




## Contents

<b>Pinout</b> .....	<b>3</b>	<b>Operating Range</b> .....	<b>12</b>
<b>Pin Definitions</b> .....	<b>3</b>	<b>DC Electrical Characteristics</b> .....	<b>12</b>
<b>Functional Overview</b> .....	<b>4</b>	<b>Data Retention and Endurance</b> .....	<b>13</b>
<b>Memory Architecture</b> .....	<b>4</b>	<b>Example of an F-RAM Life Time</b>	
<b>Serial Peripheral Interface - SPI Bus</b> .....	<b>4</b>	<b>in an AEC-Q100 Automotive Application</b> .....	<b>13</b>
SPI Overview .....	4	<b>Capacitance</b> .....	<b>13</b>
SPI Modes .....	5	<b>Thermal Resistance</b> .....	<b>13</b>
Power Up to First Access .....	6	<b>AC Test Conditions</b> .....	<b>13</b>
Command Structure .....	6	<b>AC Switching Characteristics</b> .....	<b>14</b>
WREN - Set Write Enable Latch .....	6	<b>Power Cycle Timing</b> .....	<b>16</b>
WRDI - Reset Write Enable Latch .....	6	<b>Ordering Information</b> .....	<b>17</b>
<b>Status Register and Write Protection</b> .....	<b>7</b>	Ordering Code Definitions .....	17
RDSR - Read Status Register .....	7	<b>Package Diagram</b> .....	<b>18</b>
WRSR - Write Status Register .....	7	<b>Acronyms</b> .....	<b>19</b>
<b>Memory Operation</b> .....	<b>8</b>	<b>Document Conventions</b> .....	<b>19</b>
Write Operation .....	8	Units of Measure .....	19
Read Operation .....	8	<b>Document History Page</b> .....	<b>20</b>
Fast Read Operation .....	8	<b>Sales, Solutions, and Legal Information</b> .....	<b>21</b>
HOLD Pin Operation .....	10	Worldwide Sales and Design Support .....	21
Sleep Mode .....	10	Products .....	21
Device ID .....	11	PSoC® Solutions .....	21
Endurance .....	11	Cypress Developer Community .....	21
<b>Maximum Ratings</b> .....	<b>12</b>	Technical Support .....	21

## Pinout

Figure 1. 8-pin SOIC Pinout



## Pin Definitions

Pin Name	I/O Type	Description
SCK	Input	<b>Serial Clock.</b> All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge. Because the device is synchronous, the clock frequency may be any value between 0 and 33 MHz and may be interrupted at any time.
$\overline{\text{CS}}$	Input	<b>Chip Select.</b> This active LOW input activates the device. When HIGH, the device enters the low-power standby mode, ignores other inputs, and the output is tristated. When LOW, the device internally activates the SCK signal. A falling edge on $\overline{\text{CS}}$ must occur before every opcode.
SI <sup>[1]</sup>	Input	<b>Serial Input.</b> All data is input to the device on this pin. The pin is sampled on the rising edge of SCK and is ignored at other times. It should always be driven to a valid logic level to meet I <sub>DD</sub> specifications.
SO <sup>[1]</sup>	Output	<b>Serial Output.</b> This is the data output pin. It is driven during a read and remains tristated at all other times including when $\overline{\text{HOLD}}$ is LOW. Data transitions are driven on the falling edge of the serial clock.
$\overline{\text{WP}}$	Input	<b>Write Protect.</b> This active LOW pin prevents write operation to the Status Register when WPEN is set to '1'. This is critical because other write protection features are controlled through the Status Register. A complete explanation of write protection is provided on <a href="#">Status Register and Write Protection on page 7</a> . This pin must be tied to V <sub>DD</sub> if not used.
$\overline{\text{HOLD}}$	Input	<b>HOLD Pin.</b> The $\overline{\text{HOLD}}$ pin is used when the host CPU must interrupt a memory operation for another task. When $\overline{\text{HOLD}}$ is LOW, the current operation is suspended. The device ignores any transition on SCK or $\overline{\text{CS}}$ . All transitions on $\overline{\text{HOLD}}$ must occur while SCK is LOW. This pin has a weak internal pull-up (refer to the R <sub>IN</sub> spec in <a href="#">DC Electrical Characteristics on page 12</a> ).
V <sub>SS</sub>	Power supply	Ground for the device. Must be connected to the ground of the system.
V <sub>DD</sub>	Power supply	Power supply input to the device.

### Note

1. SI may be connected to SO for a single pin data interface.

## Functional Overview

The CY15B256Q is a serial F-RAM memory. The memory array is logically organized as 32,768 × 8 bits and is accessed using an industry-standard serial peripheral interface (SPI) bus. The functional operation of the F-RAM is similar to serial flash and serial EEPROMs. The major difference between the CY15B256Q and a serial flash or EEPROM with the same pinout is the F-RAM's superior write performance, high endurance, and low power consumption.

## Memory Architecture

When accessing the CY15B256Q, the user addresses 32K locations of eight data bits each. These eight data bits are shifted in or out serially. The addresses are accessed using the SPI protocol, which includes a chip select (to permit multiple devices on the bus), an opcode, and a two-byte address. The upper bit of the address range is 'don't care' value. The complete address of 15 bits specifies each byte address uniquely.

Most functions of the CY15B256Q are either controlled by the SPI interface or are handled by on-board circuitry. The access time for the memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the SPI bus. Unlike a serial flash or EEPROM, it is not necessary to poll the device for a ready condition because writes occur at bus speed. By the time a new bus transaction can be shifted into the device, a write operation is complete. This is explained in more detail in [Memory Operation on page 8](#).

## Serial Peripheral Interface - SPI Bus

The CY15B256Q is a SPI slave device and operates at speeds up to 33 MHz. This high-speed serial bus provides high-performance serial communication to a SPI master. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is quite simple to emulate the port using ordinary port pins for microcontrollers that do not. The CY15B256Q operates in SPI Mode 0 and 3.

### SPI Overview

The SPI is a four-pin interface with Chip Select ( $\overline{CS}$ ), Serial Input (SI), Serial Output (SO), and Serial Clock (SCK) pins.

The SPI is a synchronous serial interface, which uses clock and data pins for memory access and supports multiple devices on the data bus. A device on the SPI bus is activated using the  $\overline{CS}$  pin.

The relationship between chip select, clock, and data is dictated by the SPI mode. This device supports SPI modes 0 and 3. In both of these modes, data is clocked into the F-RAM on the rising edge of SCK starting from the first rising edge after  $\overline{CS}$  goes active.

The SPI protocol is controlled by opcodes. These opcodes specify the commands from the bus master to the slave device. After  $\overline{CS}$  is activated, the first byte transferred from the bus

master is the opcode. Following the opcode, any addresses and data are then transferred. The  $\overline{CS}$  must go inactive after an operation is complete and before a new opcode can be issued. The commonly used terms in the SPI protocol are as follows:

### SPI Master

The SPI master device controls the operations on a SPI bus. An SPI bus may have only one master with one or more slave devices. All the slaves share the same SPI bus lines and the master may select any of the slave devices using the  $\overline{CS}$  pin. All of the operations must be initiated by the master activating a slave device by pulling the  $\overline{CS}$  pin of the slave LOW. The master also generates the SCK and all the data transmission on SI and SO lines are synchronized with this clock.

### SPI Slave

The SPI slave device is activated by the master through the Chip Select line. A slave device gets the SCK as an input from the SPI master and all the communication is synchronized with this clock. An SPI slave never initiates a communication on the SPI bus and acts only on the instruction from the master.

The CY15B256Q operates as an SPI slave and may share the SPI bus with other SPI slave devices.

### Chip Select ( $\overline{CS}$ )

To select any slave device, the master needs to pull down the corresponding  $\overline{CS}$  pin. Any instruction can be issued to a slave device only while the  $\overline{CS}$  pin is LOW. When the device is not selected, data through the SI pin is ignored and the serial output pin (SO) remains in a high-impedance state.

**Note** A new instruction must begin with the falling edge of  $\overline{CS}$ . Therefore, only one opcode can be issued for each active Chip Select cycle.

### Serial Clock (SCK)

The Serial Clock is generated by the SPI master and the communication is synchronized with this clock after  $\overline{CS}$  goes LOW.

The CY15B256Q enables SPI modes 0 and 3 for data communication. In both of these modes, the inputs are latched by the slave device on the rising edge of SCK and outputs are issued on the falling edge. Therefore, the first rising edge of SCK signifies the arrival of the first bit (MSB) of a SPI instruction on the SI pin. Further, all data inputs and outputs are synchronized with SCK.

### Data Transmission (SI/SO)

The SPI data bus consists of two lines, SI and SO, for serial data communication. SI is also referred to as Master Out Slave In (MOSI) and SO is referred to as Master In Slave Out (MISO). The master issues instructions to the slave through the SI pin, while the slave responds through the SO pin. Multiple slave devices may share the SI and SO lines as described earlier.

The CY15B256Q has two separate pins for SI and SO, which can be connected with the master as shown in [Figure 2 on page 5](#).

For a microcontroller that has no dedicated SPI bus, a general-purpose port may be used. To reduce hardware resources on the controller, it is possible to connect the two data pins (SI, SO) together and tie off (HIGH) the HOLD and WP pins. Figure 3 shows such a configuration, which uses only three pins.

**Most Significant Bit (MSB)**

The SPI protocol requires that the first bit to be transmitted is the Most Significant Bit (MSB). This is valid for both address and data transmission.

The 256-Kbit serial F-RAM requires a 2-byte address for any read or write operation. Because the address is only 15 bits, the upper bit which is fed in is ignored by the device. Although the upper bit is 'don't care', Cypress recommends that these bits be set to 0s to enable seamless transition to higher memory densities.

**Serial Opcode**

After the slave device is selected with CS going LOW, the first byte received is treated as the opcode for the intended operation. CY15B256Q uses the standard opcodes for memory accesses.


**Invalid Opcode**

If an invalid opcode is received, the opcode is ignored and the device ignores any additional serial data on the SI pin until the next falling edge of CS, and the SO pin remains tristated.


**Status Register**

CY15B256Q has an 8-bit Status Register. The bits in the Status Register are used to configure the device. These bits are described in Table 3 on page 7.

**Figure 2. System Configuration with SPI Port**



**Figure 3. System Configuration without SPI Port**



**SPI Modes**

CY15B256Q may be driven by a microcontroller with its SPI peripheral running in either of the following two modes:

- SPI Mode 0 (CPOL = 0, CPHA = 0)
- SPI Mode 3 (CPOL = 1, CPHA = 1)

For both these modes, the input data is latched in on the rising edge of SCK starting from the first rising edge after CS goes

active. If the clock starts from a HIGH state (in mode 3), the first rising edge after the clock toggles is considered. The output data is available on the falling edge of SCK. The two SPI modes are shown in Figure 4 on page 6 and Figure 5 on page 6. The status of the clock when the bus master is not transferring data is:

- SCK remains at 0 for Mode 0
- SCK remains at 1 for Mode 3

The device detects the SPI mode from the status of the SCK pin when the device is selected by bringing the  $\overline{CS}$  pin LOW. If the SCK pin is LOW when the device is selected, SPI Mode 0 is assumed and if the SCK pin is HIGH, it works in SPI Mode 3.

Figure 4. SPI Mode 0





Figure 5. SPI Mode 3



**Power Up to First Access**

The CY15B256Q is not accessible for a  $t_{PU}$  time after power-up. Users must comply with the timing parameter  $t_{PU}$ , which is the minimum time from  $V_{DD}(\min)$  to the first  $\overline{CS}$  LOW.

**Command Structure**

There are nine commands, called opcodes, that can be issued by the bus master to the CY15B256Q. They are listed in Table 1. These opcodes control the functions performed by the memory.

Table 1. Opcode Commands


Name	Description	Opcode
WREN	Set write enable latch	0000 0110b
WRDI	Reset write enable latch	0000 0100b
RDSR	Read Status Register	0000 0101b
WRSR	Write Status Register	0000 0001b
READ	Read memory data	0000 0011b
FSTRD	Fast read memory data	0000 1011b
WRITE	Write memory data	0000 0010b
SLEEP	Enter sleep mode	1011 1001b
RDID	Read device ID	1001 1111b
Reserved	Reserved	1100 0011b
		1100 0010b
		0101 1010b
		0101 1011b

**WREN - Set Write Enable Latch**

The CY15B256Q will power up with writes disabled. The WREN command must be issued before any write operation. Sending the WREN opcode allows the user to issue subsequent opcodes for write operations. These include writing the Status Register (WRSR) and writing the memory (WRITE).

Sending the WREN opcode causes the internal Write Enable Latch to be set. A flag bit in the Status Register, called WEL, indicates the state of the latch. WEL = '1' indicates that writes are permitted. Attempting to write the WEL bit in the Status Register has no effect on the state of this bit - only the WREN opcode can set this bit. The WEL bit will be automatically cleared on the rising edge of CS following a WRDI, a WRSR, or a WRITE operation. This prevents further writes to the Status Register or the F-RAM array without another WREN command. Figure 6 illustrates the WREN command bus configuration.


Figure 6. WREN Bus Configuration



**WRDI - Reset Write Enable Latch**

The WRDI command disables all write activity by clearing the Write Enable Latch. The user can verify that writes are disabled by reading the WEL bit in the Status Register and verifying that WEL is equal to '0'. Figure 7 illustrates the WRDI command bus configuration.

Figure 7. WRDI Bus Configuration





## Status Register and Write Protection

The write protection features of the CY15B256Q are multi-tiered and are enabled through the status register. The status register is organized as follows (the default value shipped from the factory for bits in the status register is '0'):

**Table 2. Status Register**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN (0)	X (0)	X (0)	X (0)	BP1 (0)	BP0 (0)	WEL (0)	X (0)

**Table 3. Status Register Bit Definition**

Bit	Definition	Description
Bit 0	Don't care	This bit is non-writable and always returns '0' upon read.
Bit 1 (WEL)	Write Enable	WEL indicates if the device is write enabled. This bit defaults to '0' (disabled) on power-up. WEL = '1' --> Write enabled WEL = '0' --> Write disabled
Bit 2 (BP0)	Block Protect bit '0'	Used for block protection. For details, see <a href="#">Table 4 on page 7</a> .
Bit 3 (BP1)	Block Protect bit '1'	Used for block protection. For details, see <a href="#">Table 4 on page 7</a> .
Bit 4–6	Don't care	These bits are non-writable and always return '0' upon read.
Bit 7 (WPEN)	Write Protect Enable bit	Used to enable the function of Write Protect Pin ( $\overline{WP}$ ). For details, see <a href="#">Table 5 on page 7</a> .

Bits 0 and 4–6 are fixed at '0'; none of these bits can be modified. Note that bit 0 ("Ready or Write in progress" bit in serial flash and EEPROM) is unnecessary, as the F-RAM writes in real-time and is never busy, so it reads out as a '0'. An exception to this is when the device is waking up from sleep mode, which is described in [Sleep Mode on page 10](#). The BP1 and BP0 control the software write-protection features and are nonvolatile bits. The WEL flag indicates the state of the Write Enable Latch. Attempting to directly write the WEL bit in the Status Register has no effect on its state. This bit is internally set and cleared via the WREN and WRDI commands, respectively.

BP1 and BP0 are memory block write protection bits. They specify portions of memory that are write-protected as shown in [Table 4](#).

**Table 4. Block Memory Write Protection**

BP1	BP0	Protected Address Range
0	0	None
0	1	6000h to 7FFFh (upper 1/4)
1	0	4000h to 7FFFh (upper 1/2)
1	1	0000h to 7FFFh (all)

The BP1 and BP0 bits and the Write Enable Latch are the only mechanisms that protect the memory from writes. The remaining write protection features protect inadvertent changes to the block protect bits.

The write protect enable bit (WPEN) in the Status Register controls the effect of the hardware write protect ( $\overline{WP}$ ) pin. When the WPEN bit is set to '0', the status of the  $\overline{WP}$  pin is ignored. When the WPEN bit is set to '1', a LOW on the  $\overline{WP}$  pin inhibits a

write to the Status Register. Thus the Status Register is write-protected only when WPEN = '1' and  $\overline{WP}$  = '0'.

[Table 5](#) summarizes the write protection conditions.

**Table 5. Write Protection**

WEL	WPEN	$\overline{WP}$	Protected Blocks	Unprotected Blocks	Status Register
0	X	X	Protected	Protected	Protected
1	0	X	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

### RDSR - Read Status Register

The RDSR command allows the bus master to verify the contents of the Status Register. Reading the status register provides information about the current state of the write-protection features. Following the RDSR opcode, the CY15B256Q will return one byte with the contents of the Status Register.

### WRSR - Write Status Register

The WRSR command allows the SPI bus master to write into the Status Register and change the write protect configuration by setting the WPEN, BP0, and BP1 bits as required. Before issuing a WRSR command, the  $\overline{WP}$  pin must be HIGH or inactive. Note that on the CY15B256Q,  $\overline{WP}$  only prevents writing to the Status Register, not the memory array. Before sending the WRSR command, the user must send a WREN command to enable writes. Executing a WRSR command is a write operation and therefore, clears the Write Enable Latch.



Figure 8. RDSR Bus Configuration





Figure 9. WRSR Bus Configuration (WREN not shown)



## Memory Operation

The SPI interface, which is capable of a high clock frequency, highlights the fast write capability of the F-RAM technology. Unlike serial flash and EEPROMs, the CY15B256Q can perform sequential writes at bus speed. No page register is needed and any number of sequential writes may be performed.

### Write Operation

All writes to the memory begin with a WREN opcode with  $\overline{CS}$  being asserted and deasserted. The next opcode is WRITE. The WRITE opcode is followed by a two-byte address containing the 15-bit address (A14–A0) of the first data byte to be written into the memory. The upper bit of the two-byte address is ignored. Subsequent bytes are data bytes, which are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and keeps  $\overline{CS}$  LOW. If the last address of 7FFFh is reached, the counter will roll over to 0000h. Data is written to MSB first. The rising edge of  $\overline{CS}$  terminates a write operation. A write operation is shown in Figure 10 on page 9.

**Note** When a burst write reaches a protected block address, the automatic address increment stops and all the subsequent data bytes received for write will be ignored by the device.

EEPROMs use page buffers to increase their write throughput. This compensates for the technology’s inherently slow write operations. F-RAM memories do not have page buffers because each byte is written to the F-RAM array immediately after it is

clocked in (after the eighth clock). This allows any number of bytes to be written without page buffer delays.

**Note** If the power is lost in the middle of the write operation, only the last completed byte will be written.

### Read Operation

After the falling edge of  $\overline{CS}$ , the bus master can issue a READ opcode. Following the READ command is a two-byte address containing the 15-bit address (A14–A0) of the first byte of the read operation. The upper bit of the address is ignored. After the opcode and address are issued, the device drives out the read data on the next eight clocks. The SI input is ignored during read data bytes. Subsequent bytes are data bytes, which are read out sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and  $\overline{CS}$  is LOW. If the last address of 7FFFh is reached, the counter will roll over to 0000h. Data is read MSB first. The rising edge of  $\overline{CS}$  terminates a read operation and tristates the SO pin. A read operation is shown in Figure 11 on page 9.

### Fast Read Operation

The CY15B256Q supports a FAST READ opcode (0Bh) that is provided for code compatibility with serial flash devices. The FAST READ opcode is followed by a two-byte address containing the 15-bit address (A14–A0) of the first byte of the read operation and then a dummy byte. The dummy byte inserts a read latency of an 8-clock cycle. The fast read operation is

otherwise the same as an ordinary read operation except that it requires an additional dummy byte. After receiving opcode, address, and a dummy byte, the CY15B256Q starts driving its SO line with data bytes, with MSB first, and continues transmitting as long as the device is selected and the clock is available. In case of bulk read, the internal address counter is

incremented automatically, and after the last address 7FFFh is reached, the counter rolls over to 0000h. When the device is driving data on its SO line, any transition on its SI line is ignored. The rising edge of  $\overline{CS}$  terminates a fast read operation and tristates the SO pin. A Fast Read operation is shown in Figure 12.

Figure 10. Memory Write (WREN not shown) Operation




Figure 11. Memory Read Operation





Figure 12. Fast Read Operation




### HOLD Pin Operation

The  $\overline{\text{HOLD}}$  pin can be used to interrupt a serial operation without aborting it. If the bus master pulls the  $\overline{\text{HOLD}}$  pin LOW while  $\overline{\text{SCK}}$  is LOW, the current operation will pause. Taking the  $\overline{\text{HOLD}}$  pin

HIGH while  $\overline{\text{SCK}}$  is LOW will resume an operation. The transitions of  $\overline{\text{HOLD}}$  must occur while  $\overline{\text{SCK}}$  is LOW, but the  $\overline{\text{SCK}}$  and  $\overline{\text{CS}}$  pin can toggle during a hold state.

Figure 13.  $\overline{\text{HOLD}}$  Operation [2]




### Sleep Mode

A low-power sleep mode is implemented on the CY15B256Q device. The device will enter the low-power state when the SLEEP opcode B9h is clocked-in and a rising edge of  $\overline{\text{CS}}$  is applied. When in sleep mode, the  $\overline{\text{SCK}}$  and  $\overline{\text{SI}}$  pins are ignored and  $\overline{\text{SO}}$  will be HI-Z, but the device continues to monitor the  $\overline{\text{CS}}$

pin. On the next falling edge of  $\overline{\text{CS}}$ , the device will return to normal operation within  $t_{\text{REC}}$  time. The  $\overline{\text{SO}}$  pin remains in a HI-Z state during the wakeup period. The device does not necessarily respond to an opcode within the wakeup period. To start the wakeup procedure, the controller may send a “dummy” read, for example, and wait the remaining  $t_{\text{REC}}$  time.

Figure 14. Sleep Mode Operation



**Note**

2. Figure 13 shows the  $\overline{\text{HOLD}}$  operation for input mode and output mode.

**Device ID**


The CY15B256Q device can be interrogated for its manufacturer, product identification, and die revision. The RDID opcode 9Fh allows the user to read the manufacturer ID and product ID, both of which are read-only bytes. The

JEDEC-assigned manufacturer ID places the Cypress (Ramtron) identifier in bank 7; therefore, there are six bytes of the continuation code 7Fh followed by the single byte C2h. There are two bytes of product ID, which includes a family code, a density code, a sub code, a sub code, and the product revision code.

**Table 6. Device ID**

Device ID (9 bytes)	Device ID Description					
	71–16 (56 bits)	15–13 (3 bits)	12–8 (5 bits)	7–6 (2 bits)	5–3 (3 bits)	2–0 (3 bits)
	Manufacturer ID	Product ID				
Family		Density	Sub	Rev	Rsvd	
7F7F7F7F7F7FC222C8h	01111111011111110111111101111111 1110111111101111111111000010	001	00010	11	001	000

**Figure 15. Read Device ID**



**Endurance**

The CY15B256Q devices are capable of being accessed at least  $10^{13}$  times, reads or writes. An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis for each access (read or write) to the memory array. The F-RAM architecture is based on an array of rows and columns of 4K rows of 64-bits each. The entire row is internally accessed once whether a single byte or all eight bytes are read or written. Each byte in the row is counted only once in an endurance calculation. Table 7 shows endurance calculations for a 64-byte repeating loop, which includes an opcode, a starting address, and a sequential 64-byte data stream. This causes each byte to experience one endurance cycle through the loop.

**Table 7. Time to Reach Endurance Limit for Repeating 64-byte Loop**

SCK Freq (MHz)	Endurance Cycles/sec	Endurance Cycles/year	Years to Reach Limit
33	61,570	$1.94 \times 10^{12}$	5.2
25	46,645	$1.47 \times 10^{12}$	6.8
10	18,660	$5.88 \times 10^{11}$	17.0
5	9,330	$2.94 \times 10^{11}$	34.0

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature ..... -65 °C to +150 °C

Maximum accumulated storage time

At 150 °C ambient temperature ..... 1000 h

At 125 °C ambient temperature ..... 11000 h

At 85 °C ambient temperature ..... 121 Years

Ambient temperature

with power applied ..... -55 °C to +125 °C

Supply voltage on  $V_{DD}$  relative to  $V_{SS}$  ..... -1.0 V to + 4.5 V

Input voltage ..... -1.0 V to +4.5 V and  $V_{IN} < V_{DD} + 1.0$  V

DC voltage applied to outputs

in HI-Z state ..... -0.5 V to  $V_{DD} + 0.5$  V

Transient voltage (< 20 ns)

on any pin to ground potential ..... -2.0 V to  $V_{DD} + 2.0$  V

Package power dissipation capability

( $T_A = 25$  °C) ..... 1.0 W

Surface mount lead soldering temperature

(3 seconds) ..... + 260 °C

DC output current

(1 output at a time, 1s duration) ..... 15 mA

Electrostatic discharge voltage

Human Body Model (JEDEC Std JESD22-A114-B) ..... 2 kV

Charged Device Model (JEDEC Std JESD22-C101-A) ..... 500 V

Latch-up current ..... > 140 mA

## Operating Range

Range	Ambient Temperature ( $T_A$ )	$V_{DD}$
Automotive-E	-40 °C to +125 °C	2.7 V to 3.6 V

## DC Electrical Characteristics

Over the [Operating Range](#)

Parameter	Description	Test Conditions	Min	Typ <sup>[3]</sup>	Max	Unit	
$V_{DD}$	Power supply		2.7	3.3	3.6	V	
$I_{DD}$	$V_{DD}$ supply current	SCK toggling between $V_{DD} - 0.2$ V and $V_{SS}$ , other inputs $V_{SS}$ or $V_{DD} - 0.2$ V. SO = Open.	$f_{SCK} = 33$ MHz	-	-	5	mA
			$f_{SCK} = 1$ MHz	-	-	0.5	mA
$I_{SB}$	$V_{DD}$ standby current	$\overline{CS} = V_{DD}$ . All other inputs $V_{SS}$ or $V_{DD}$ .	-	90	500	$\mu$ A	
$I_{ZZ}$	Sleep mode current	$\overline{CS} = V_{DD}$ . All other inputs $V_{SS}$ or $V_{DD}$ .	-	5	12	$\mu$ A	
$I_{LI}$	Input leakage current (Except HOLD)	$V_{SS} \leq V_{IN} \leq V_{DD}$	-1	-	+1	$\mu$ A	
	Input leakage current (for $\overline{HOLD}$ )		-100	-	+1	$\mu$ A	
$I_{LO}$	Output leakage current	$V_{SS} \leq V_{OUT} \leq V_{DD}$	-1	-	+1	$\mu$ A	
$V_{IH}$	Input HIGH voltage		$0.75 \times V_{DD}$	-	$V_{DD} + 0.3$	V	
$V_{IL}$	Input LOW voltage		-0.3	-	$0.25 \times V_{DD}$	V	
$V_{OH1}$	Output HIGH voltage	$I_{OH} = -1$ mA, $V_{DD} = 2.7$ V	2.4	-	-	V	
$V_{OH2}$	Output HIGH voltage	$I_{OH} = -100$ $\mu$ A	$V_{DD} - 0.2$	-	-	V	
$V_{OL1}$	Output LOW voltage	$I_{OL} = 2$ mA, $V_{DD} = 2.7$ V	-	-	0.4	V	
$V_{OL2}$	Output LOW voltage	$I_{OL} = 150$ $\mu$ A	-	-	0.2	V	
$R_{in}^{[4]}$	Input resistance ( $\overline{HOLD}$ )	For $V_{IN} = V_{IL}(\max)$	800	-	-	k $\Omega$	
		For $V_{IN} = V_{IH}(\min)$	30	-	-	k $\Omega$	

### Notes

3. Typical values are at 25 °C,  $V_{DD} = V_{DD}(\text{typ})$ . Not 100% tested.

4. The input pull-up circuit is strong (30 k $\Omega$ ) when the input voltage is above  $V_{IH}$  and weak (800 k $\Omega$ ) when the input voltage is below  $V_{IL}$ .

## Data Retention and Endurance

Parameter	Description	Test condition	Min	Max	Unit
T <sub>DR</sub>	Data retention	T <sub>A</sub> = 125 °C	11000	–	Hours
		T <sub>A</sub> = 105 °C	11	–	Years
		T <sub>A</sub> = 85 °C	121	–	Years
NV <sub>C</sub>	Endurance	Over Operating Temperature	10 <sup>13</sup>	–	Cycles

## Example of an F-RAM Life Time in an AEC-Q100 Automotive Application

An application does not operate under a steady temperature for the entire usage life time of the application. Instead, it is often expected to operate in multiple temperature environments throughout the application's usage life time. Accordingly, the retention specification for F-RAM in applications often needs to be calculated cumulatively. An example calculation for a multi-temperature thermal profiles is given below.

Temperature T	Time Factor t	Acceleration Factor with respect to T <sub>max</sub> A <sup>[5]</sup>	Profile Factor P	Profile Life Time L (P)
		$A = \frac{L(T)}{L(T_{max})} = e^{\frac{E_a}{k} \left( \frac{1}{T} - \frac{1}{T_{max}} \right)}$	$P = \frac{1}{\left( \frac{t_1}{A_1} + \frac{t_2}{A_2} + \frac{t_3}{A_3} + \frac{t_4}{A_4} \right)}$	L(P) = P × L(T <sub>max</sub> )
T1 = 125 °C	t1 = 0.1	A1 = 1	8.33	> 10.46 Years
T2 = 105 °C	t2 = 0.15	A2 = 8.67		
T3 = 85 °C	t3 = 0.25	A3 = 95.68		
T4 = 55 °C	t4 = 0.50	A4 = 6074.80		

## Capacitance

Parameter <sup>[6]</sup>	Description	Test Conditions	Max	Unit
C <sub>O</sub>	Output pin capacitance (SO)	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>DD</sub> = V <sub>DD</sub> (typ)	8	pF
C <sub>I</sub>	Input pin capacitance		6	pF

## Thermal Resistance

Parameter <sup>[6]</sup>	Description	Test Conditions	8-pin SOIC	Unit
Θ <sub>JA</sub>	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51.	146	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		48	°C/W

## AC Test Conditions

Input pulse levels .....10% and 90% of V<sub>DD</sub>  
 Input rise and fall times .....3 ns  
 Input and output timing reference levels .....0.5 × V<sub>DD</sub>  
 Output load capacitance ..... 30 pF

### Notes

- Where k is the Boltzmann constant 8.617 × 10<sup>-5</sup> eV/K, T<sub>max</sub> is the highest temperature specified for the product, and T is any temperature within the F-RAM product specification. All temperatures are in Kelvin in the equation.
- This parameter is periodically sampled and not 100% tested.

## AC Switching Characteristics

Over the [Operating Range](#)

Parameters <sup>[7]</sup>		Description	Min	Max	Unit
Cypress Parameter	Alt. Parameter				
f <sub>SCK</sub>	–	SCK clock frequency	0	33	MHz
t <sub>CH</sub>	–	Clock HIGH time	11	–	ns
t <sub>CL</sub>	–	Clock LOW time	11	–	ns
t <sub>CSU</sub>	t <sub>CSS</sub>	Chip select setup	10	–	ns
t <sub>CSH</sub>	t <sub>CSH</sub>	Chip select hold	10	–	ns
t <sub>OD</sub> <sup>[8, 9]</sup>	t <sub>HZCS</sub>	Output disable time	–	12	ns
t <sub>ODV</sub>	t <sub>CO</sub>	Output data valid time	–	9	ns
t <sub>OH</sub>	–	Output hold time	0	–	ns
t <sub>D</sub>	–	Deselect time	40	–	ns
t <sub>R</sub> <sup>[10, 11]</sup>	–	Data in rise time	–	50	ns
t <sub>F</sub> <sup>[10, 11]</sup>	–	Data in fall time	–	50	ns
t <sub>SU</sub>	t <sub>SD</sub>	Data setup time	5	–	ns
t <sub>H</sub>	t <sub>HD</sub>	Data hold time	5	–	ns
t <sub>HS</sub>	t <sub>SH</sub>	$\overline{\text{HOLD}}$ setup time	10	–	ns
t <sub>HH</sub>	t <sub>HH</sub>	$\overline{\text{HOLD}}$ hold time	10	–	ns
t <sub>HZ</sub> <sup>[8, 9]</sup>	t <sub>HHZ</sub>	$\overline{\text{HOLD}}$ LOW to output HI-Z	–	20	ns
t <sub>LZ</sub> <sup>[9]</sup>	t <sub>HLZ</sub>	$\overline{\text{HOLD}}$ HIGH to data active	–	20	ns

### Notes

7. Test conditions assume a signal transition time of 3 ns or less, timing reference levels of  $0.5 \times V_{DD}$ , input pulse levels of 10% to 90% of  $V_{DD}$ , output loading of the specified  $I_{OL}/I_{OH}$  and 30 pF load capacitance shown in [AC Test Conditions on page 13](#).
8.  $t_{OD}$  and  $t_{HZ}$  are specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.
9. Characterized but not 100% tested in production.
10. Rise and fall times measured between 10% and 90% of waveform.
11. These parameters are guaranteed by design and are not tested.



Figure 16. Synchronous Data Timing (Mode 0)





Figure 17.  $\overline{HOLD}$  Timing




## Power Cycle Timing

Over the [Operating Range](#)

Parameter	Description	Min	Max	Unit
$t_{PU}$	Power-up $V_{DD}$ (min) to first access ( $\overline{CS}$ LOW)	250	–	$\mu s$
$t_{PD}$	Last access ( $\overline{CS}$ HIGH) to power-down ( $V_{DD}(\min)$ )	0	–	$\mu s$
$t_{VR}^{[12, 13]}$	$V_{DD}$ power-up ramp rate	50	–	$\mu s/V$
$t_{VF}^{[12, 13]}$	$V_{DD}$ power-down ramp rate	100	–	$\mu s/V$
$t_{REC}^{[14]}$	Recovery time from sleep mode	–	400	$\mu s$

Figure 18. Power Cycle Timing



**Notes**


- 12. Slope measured at any point on  $V_{DD}$  waveform.
- 13. These parameters are guaranteed by design and are not tested.
- 14. Refer to [Figure 14](#) for sleep mode recovery timing.

### Ordering Information

Ordering Code	Package Diagram	Package Type	Operating Range
CY15B256Q-SXE	51-85066	8-pin SOIC	-40 °C to +125 °C
CY15B256Q-SXET	51-85066	8-pin SOIC	

All these parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.

### Ordering Code Definitions




Package Diagram

Figure 19. 8-pin SOIC (150 Mils) Package Outline, 51-85066

1. DIMENSIONS IN INCHES[MM] MIN.  
MAX.
2. PIN 1 ID IS OPTIONAL,  
ROUND ON SINGLE LEADFRAME  
RECTANGULAR ON MATRIX LEADFRAME
3. REFERENCE JEDEC MS-012
4. PACKAGE WEIGHT 0.07gms

PART #	
S08.15	STANDARD PKG
SZ08.15	LEAD FREE PKG
SW8.15	LEAD FREE PKG



51-85066 \*I

## Acronyms

Acronym	Description
CPHA	clock phase
CPOL	clock polarity
EEPROM	electrically erasable programmable read-only memory
EIA	Electronic Industries Alliance
F-RAM	ferroelectric random access memory
I/O	input/output
JEDEC	Joint Electron Devices Engineering Council
JESD	JEDEC Standards
LSB	least significant bit
MSB	most significant bit
RoHS	Restriction of Hazardous Substances
SPI	serial peripheral interface

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
°C	Degrees Celsius
Hz	hertz
kHz	kilohertz
kΩ	kilohms
Kbit	kilobits
MHz	megahertz
μA	microamperes
μF	microfarads
μs	microseconds
mA	milliamperes
ms	milliseconds
ns	nanoseconds
Ω	ohms
%	percent
pF	picofarads
V	volts
W	watts

## Document History Page

Document Title: CY15B256Q, 256-Kbit (32K × 8) Automotive-E Serial (SPI) F-RAM Document Number: 002-10552				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	5120369	GVCH	02/02/2016	New data sheet.
*A	5451066	ZSK	09/27/2016	Updated <a href="#">Power Cycle Timing</a> : Changed minimum value of $t_{PJ}$ parameter from 1 ms to 250 $\mu$ s. Updated to new template.
*B	5848594	GVCH	08/10/2017	Changed status from Advance to Final. Updated <a href="#">Package Diagram</a> : spec 51-85066 – Changed revision from *H to *I. Updated to new template.
*C	6419020	GVCH	12/21/2018	Updated <a href="#">Maximum Ratings</a> : Replaced “–55 °C to +150 °C” with “–65 °C to +150 °C” in ratings corresponding to “Storage temperature”. Updated to new template. Completing Sunset Review.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

Arm® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

#### Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2016–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.