

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



CY966B0 Series

F²MC-16FX 16-Bit Microcontroller

CY966B0 series is based on Cypress advanced $F^2MC-16FX$ architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established $F^2MC-16LX$ family thus allowing for easy migration of $F^2MC-16LX$ Software to the new $F^2MC-16FX$ products.

F²MC-16FX product improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 32MHz operation frequency from an external 4MHz to 8MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

Features

Technology

0.18µm CMOS

- ■CPU
 - □ F²MC-16FX CPU
 - □ Optimized instruction set for controller applications (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers)
 - □ 8-byte instruction queue
 - □ Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available

System clock

- \Box On-chip PLL clock multiplier (×1 to ×8, ×1 when PLL stop) \Box 4MHz to 8MHz crystal oscillator
- (maximum frequency when using ceramic resonator depends on Q-factor)
- □ Up to 8MHz external clock for devices with fast clock input feature
- □ 32.768kHz subsystem quartz clock
- □ 100kHz/2MHz internal RC clock for quick and safe startup, clock stop detection function, watchdog
- □ Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
- □ The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
- Low Power Consumption 13 operating modes (different Run, Sleep, Timer, Stop modes)
- ■On-chip voltage regulator

Internal voltage regulator supports a wide MCU supply voltage range (Min=2.7V), offering low power consumption

■Low voltage detection function

Reset is generated when supply voltage falls below programmable reference voltage

■Code Security

Protects Flash Memory content from unintended read-out

■DMA

Automatic transfer function independent of CPU, can be assigned freely to resources

Interrupts

- Fast Interrupt processing
- □ 8 programmable priority levels
- □ Non-Maskable Interrupt (NMI)

■CAN

- □ Supports CAN protocol version 2.0 part A and B
- ISO16845 certified
- □ Bit rates up to 1Mbps
- □ 32 message objects
- Each message object has its own identifier mask
- □ Programmable FIFO mode (concatenation of message objects)
- □ Maskable interrupt
- Disabled Automatic Retransmission mode for Time Triggered CAN applications
- □ Programmable loop-back mode for self-test operation

■USART

- □ Full duplex USARTs (SCI/LIN)
- $\hfill\square$ Wide range of baud rate settings using a dedicated reload timer
- Special synchronous options for adapting to different synchronous serial protocols
- □ LIN functionality working either as master or slave LIN device
- □ Extended support for LIN-Protocol with 16-byte FIFO for selected channels to reduce interrupt load

■I²C

□ Up to 400kbps □ Master and Slave functionality, 7-bit and 10-bit addressing

A/D converter

- □ SAR-type
- □ 8/10-bit resolution
- Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- □ Range Comparator Function
- □ Scan Disable Function
- □ ADC Pulse Detection Function
- Source Clock Timers

•

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

CY966B0 Series



- ■Hardware Watchdog Timer
 - □ Hardware watchdog timer is active after reset
 - □ Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval
- Reload Timers
 - □ 16-bit wide
 - Prescaler with 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶ of peripheral clock frequency
 - □ Event count function

■Free-Running Timers

- □ Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0)
- □ Prescaler with 1, 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶, 1/2⁷, 1/2⁸ of peripheral clock frequency
- ■Input Capture Units
 - □ 16-bit wide
 - □ Signals an interrupt upon external event
 - Rising edge, Falling edge or Both (rising & falling) edges sensitive
- ■Output Compare Units
 - □ 16-bit wide
 - □ Signals an interrupt when a match with Free-running Timer occurs
 - A pair of compare registers can be used to generate an output signal

Programmable Pulse Generator

- □ 16-bit down counter, cycle and duty setting registers
- □ Can be used as 2 × 8-bit PPG
- □ Interrupt at trigger, counter borrow and/or duty match
- □ PWM operation and one-shot operation
- □ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- □ Can be triggered by software or reload timer
- □ Can trigger ADC conversion
- Timing point capture
- □ Start delay

■Quadrature Position/Revolution Counter (QPRC)

- □ Up/down count mode, Phase difference count mode, Count mode with direction
- □ 16-bit position counter
- □ 16-bit revolution counter
- □ Two 16-bit compare registers with interrupt
- Detection edge of the three external event input pins AIN, BIN and ZIN is configurable
- ■LCD Controller
 - \square LCD controller with up to 4COM \times 36SEG
 - □ Internal or external voltage generation
 - Duty cycle: Selectable from options: 1/2, 1/3 and 1/4
 - □ Fixed 1/3 bias
 - □ Programmable frame period
 - □ Clock source selectable from four options (main clock, peripheral clock, subclock or RC oscillator clock)
 - □ Internal divider resistors or external divider resistors
 - □ On-chip data memory for display
 - LCD display can be operated in Timer Mode
 - □ Blank display: selectable

- □ All SEG, COM and V pins can be switched between general and specialized purposes
- Sound Generator
 - □ 8-bit PWM signal is mixed with tone frequency from 16-bit reload counter
 - PWM clock by internal prescaler: 1, 1/2, 1/4, 1/8 of peripheral clock

Real Time Clock

- □ Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- □ Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- □ Read/write accessible second/minute/hour registers
- □ Can signal interrupts every half second/second/minute/hour/day
- Internal clock divider and prescaler provide exact 1s clock
- External Interrupts
 - □ Edge or Level sensitive
 - □ Interrupt mask bit per channel
 - Each available CAN channel RX has an external interrupt for wake-up
 - Selected USART channels SIN have an external interrupt for wake-up
- ■Non Maskable Interrupt
 - □ Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
 - $\hfill\square$ Once enabled, cannot be disabled other than by reset
 - □ High or Low level sensitive
 - Pin shared with external interrupt 0

I/O Ports

- \square Most of the external pins can be used as general purpose I/O
- □ All push-pull outputs (except when used as I²C SDA/SCL line)
- Bit-wise programmable as input/output or peripheral signal
- Bit-wise programmable input enable
- □ One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- □ Bit-wise programmable pull-up resistor
- □ Some pins offer high current output capability for LED driving.
- Built-in On Chip Debugger (OCD)
 - □ One-wire debug tool interface
 - □ Break function:
 - Hardware break: 6 points (shared with code event)
 - · Software break: 4096 points
 - Event function
 - · Code event: 6 points (shared with hardware break)
 - · Data event: 6 points
 - Event sequencer: 2 levels + reset
 - □ Execution time measurement function
 - □ Trace function: 42 branches
 - Security function





■Flash Memory

- Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- □ Supports automatic programming, Embedded Algorithm
- □ Write/Erase/Erase-Suspend/Resume commands
- □ A flag indicating completion of the automatic algorithm □ Erase can be performed on each sector individually □ Sector protection
- □ Flash Security feature to protect the content of the Flash □ Low voltage detection during Flash erases or writes



Contents

	Product Lineup	
2.	Block Diagram	7
3.	Pin Assignment	8
4.	Pin Description	9
5.	Pin Circuit Type	. 11
6.	I/O Circuit Type	. 14
7.	Memory Map	. 21
	RAMSTART Addresses	
	User Rom Memory Map for Flash Devices	
	Serial Programming Communication Interface	
11.	Interrupt Vector Table	. 25
12.	Handling Precautions	. 29
12.1	Precautions for Product Design	. 29
12.2	2 Precautions for Package Mounting	. 30
12.3	B Precautions for Use Environment	. 31
13.	Handling Devices	
13.1	Latch-Up Prevention	. 32
13.2	2 Unused Pins Handling	. 32
13.3	B External Clock Usage	. 32
	3.1 Single Phase External Clock for Main Oscillator	
	3.2 Single Phase External Clock for Sub Oscillator	
13.3	3.3 Opposite Phase External Clock	
13.4		
13.5		
13.6		
13.7		
13.8	B Pin Handling when not using the A/D Converter	. 34
13.9		
13.1		
13.1		
	2 Mode Pin (MD)	
14.	Electrical Characteristics	
14.1		
14.2	2 Recommended Operating Conditions	. 37
14.3		. 38
	3.1 Current Rating	
14.3	3.2 Pin Characteristics	
14.4		
	I.1 Main Clock Input Characteristics	
	I.2 Sub Clock Input Characteristics	
	I.3 Built-in RC Oscillation Characteristics	
	I.4 Internal Clock Timing	
	I.5 Operating Conditions of PLL	
	I.6 Reset Input	
	I.7 Power-on Reset Timing	
14.4	I.8 USART Timing	. 49

CY966B0 Series



14.4.9 External Input Timing 5	
14.4.10 I ² C Timing	2
14.5 A/D Converter	3
14.5.1 Electrical Characteristics for the A/D Converter	3
14.5.2 Accuracy and Setting of the A/D Converter Sampling Time	
14.5.3 Definition of A/D Converter Terms	5
14.6 High Current Output Slew Rate	7
14.7 Low Voltage Detection Function Characteristics	
14.8 Flash Memory Write/Erase Characteristics	0
15. Example Characteristics	1
16. Ordering Information	4
17. Package Dimension	5
18. Major Changes	6
Document History7	4
Sales, Solutions, and Legal Information	5



1. Product Lineup


Features		CY966B0	Remark
Product Type		Flash Memory Product	
Subclock		Subclock can be set by software	
Dual Operation Flash Memory	RAM	-	
128.5KB + 32KB	8KB	CY96F6B5R, CY96F6B5A	Product Options R: MCU with CAN
256.5KB + 32KB	16KB	CY96F6B6R	A: MCU without CAN
Dealesse	•	LQFP-100	
Package		LQI100	
DMA		4ch	
USART		5ch	LIN-USART 0 to 2/4/5
with automatic LIN-Hea transmission/reception with 16 byte RX- and TX-FIFO	der	– 2ch	LIN-USART 0/1
I ² C		1ch	I ² C 0
8/10-bit A/D Converter		27ch	AN 2 to 4/6 to 8/10 to 12/ 14 to 31
with Data Buffer		No	
with Range Comparato	r	Yes	
with Scan Disable		Yes	
with ADC Pulse Detecti	on	Yes	
16-bit Reload Timer (RLT)		5ch	RLT 0 to 3/6
16-bit Free-Running Timer (FRT)		2ch	FRT 0/1
16-bit Input Capture Unit (ICU)		6ch (5 channels for LIN-USART)	ICU 0/1/4 to 7 (ICU 0/1/4 to 6 for LIN-USART)
16-bit Output Compare Unit (OCU)		4ch	OCU 0 to 3
8/16-bit Programmable Pulse Gener	ator (PPG)	12ch (16-bit) / 16ch (8-bit)	PPG 0 to 7/12 to 15
with Timing point captu	re	Yes	
with Start delay		Yes	
with Ramp		No	
Quadrature Position/Revolution Cou (QPRC)	nter	2ch	QPRC 0/1
CAN Interface		1ch	CAN 0 32 Message Buffers
External Interrupts (INT)		16ch	INT 0 to 15
Non-Maskable Interrupt (NMI)		1ch	
Sound Generator (SG)		2ch	SG 0/1
LCD Controller		4COM × 36SEG	COM 0 to 3 SEG 0 to 4/7/11 to 28/30/ 33/36 to 45
Real Time Clock (RTC)		1ch	
I/O Ports		77 (Dual clock mode) 79 (Single clock mode)	
Clock Calibration Unit (CAL)		1ch	
Clock Output Function		2ch	
Low Voltage Detection Function		Yes	Low voltage detection function can be disabled by software
Hardware Watchdog Timer		Yes	
On-chip RC-oscillator		Yes	
On-chip Debugger		Yes	
lote:		-	•

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the general I/O port according to your function use.




2. Block Diagram





3. Pin Assignment



*1: CMOS input level only

*2: CMOS input level only for I^2C

*3: Please set ROM Configuration Block (RCB) to use the subclock.

Other than those above, general-purpose pins have only Automotive input level.



4. Pin Description

Pin Name	Feature	Description
ADTG	ADC	A/D converter trigger input pin
AlNn	QPRC	Quadrature Position/Revolution Counter Unit n input pin
ANn	ADC	A/D converter channel n input pin
AVcc	Supply	Analog circuits power supply pin
AVRH	ADC	A/D converter high reference voltage input pin
AVRL	ADC	A/D converter low reference voltage input pin
AVss	Supply	Analog circuits power supply pin
BINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock Output function	Clock Output function n output pin
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin
CKOTXn	Clock Output function	Clock Output function n inverted output pin
CKOTXn_R	Clock Output function	Relocated Clock Output function n inverted output pin
COMn	LCD	LCD Common driver pin
DEBUG I/F	OCD	On Chip Debugger input/output pin
FRCKn	Free-Running Timer	Free-Running Timer n input pin
FRCKn_R	Free-Running Timer	Relocated Free-Running Timer n input pin
INn	ICU	Input Capture Unit n input pin
INn_R	ICU	Relocated Input Capture Unit n input pin
INTn	External Interrupt	External Interrupt n input pin
INTn_R	External Interrupt	Relocated External Interrupt n input pin
MD	Core	Input pin for specifying the operating mode
NMI	External Interrupt	Non-Maskable Interrupt input pin
OUTn	OCU	Output Compare Unit n waveform output pin
OUTn_R	OCU	Relocated Output Compare Unit n waveform output pin
Pnn_m	GPIO	General purpose I/O pin
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_R	PPG	Relocated Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
RSTX	Core	Reset input pin
RXn	CAN	CAN interface n RX input pin
SCKn	USART	USART n serial clock input/output pin
SCKn_R	USART	Relocated USART n serial clock input/output pin
SCLn	l ² C	I ² C interface n clock I/O input/output pin
SDAn	I ² C	I ² C interface n serial data I/O input/output pin
SEGn	LCD	LCD Segment driver pin
SGAn	Sound Generator	Sound Generator amplitude output pin
SGAn_R	Sound Generator	Relocated Sound Generator amplitude output pin
SGOn	Sound Generator	Sound Generator sound/tone output pin
SGOn_R	Sound Generator	Relocated Sound Generator sound/tone output pin
SINn	USART	USART n serial data input pin



Pin Name	Feature	Description
SINn_R	USART	Relocated USART n serial data input pin
SOTn	USART	USART n serial data output pin
SOTn_R	USART	Relocated USART n serial data output pin
TINn	Reload Timer	Reload Timer n event input pin
TOTn	Reload Timer	Reload Timer n output pin
TTGn	PPG	Programmable Pulse Generator n trigger input pin
TXn	CAN	CAN interface n TX output pin
Vn	LCD	LCD voltage reference pin
Vcc	Supply	Power supply pin
Vss	Supply	Power supply pin
WOT	RTC	Real Time clock output pin
WOT_R	RTC	Relocated Real Time clock output pin
X0	Clock	Oscillator input pin
X0A	Clock	Subclock Oscillator input pin
X1	Clock	Oscillator output pin
X1A	Clock	Subclock Oscillator output pin
ZINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin



5. Pin Circuit Type

Pin No.	I/O Circuit Type*	Pin Name
1	Supply	V _{ss}
2	F	С
3	Р	P03_7 / INT1 / SIN1 / SEG40
4	J	P13_0 / INT2 / SOT1 / SEG41
5	P	P13_1 / INT3 / SCK1 / SEG42
6	J	P13_2 / PPG0 / TIN0 / FRCK1 / SEG43
7	J	P13_3 / PPG1 / TOT0 / WOT / SEG44
8	P	P13_4 / SIN0 / INT6 / SEG45
9	Н	P13_5 / SOT0 / ADTG / INT7
10	M	P13_6 / SCK0 / CKOTX0
11	N	P04_4 / PPG3 / SDA0
12	N	P04_5 / PPG4 / SCL0
13	1	P06_2 / AN2 / INT5 / SIN5
14	К	P06_3 / AN3 / FRCK0
15	К	P06_4 / AN4 / IN0 / TTG0 / TTG4
16	К	P06_6 / AN6 / TIN1 / IN4_R
17	К	P06_7 / AN7 / TOT1 / IN5_R
18	Supply	AV _{cc}
19	G	AVRH
20	G	AVRL
21	Supply	AVss
22	К	P05_0 / AN8
23	К	P05_2 / AN10 / OUT2 / SGO1
24	К	P05_3 / AN11 / OUT3 / SGA1
25	Supply	V _{cc}
26	Supply	V _{ss}
27	К	P05_4 / AN12 / INT2_R / WOT_R
28	К	P05_6 / AN14 / TIN2 / SGO1_R
29	К	P05_7 / AN15 / TOT2 / SGA1_R
30	V	P08_0 / AN16
31	V	P08_1 / AN17
32	V	P08_2 / AN18
33	V	P08_3 / AN19
34	V	P08_4 / AN20
35	Н	P17_1 / PPG12_R
36	Н	P17_2 / PPG13_R
37	V	P08_5 / AN21
38	V	P08_6 / AN22 / PPG6_B





Pin No.	I/O Circuit Type*	Pin Name
39	V	P08_7 / AN23 / PPG7_B
40	V	P09_0 / AN24
41	V	P09_1 / AN25
42	V	P09_2 / AN26
43	V	P09_3 / AN27
44	Supply	Vcc
45	Supply	V _{ss}
46	W	P10_0 / SIN2 / TIN3 / INT11 / AN28
47	V	P10_1 / SOT2 / TOT3 / AN29
48	W	P10_2 / SCK2 / PPG6 / AN30
49	V	P10_3 / PPG7 / AN31
50	Supply	Vcc
51	Supply	Vss
52	0	DEBUG I/F
53	н	P17_0
54	С	MD
55	A	X0
56	A	X1
57	Supply	Vss
58	В	P04_0 / X0A
59	В	P04_1 / X1A
60	С	RSTX
61	J	P11_0 / COM0
62	J	P11_1 / COM1 / PPG0_R
63	J	P11_2 / COM2 / PPG1_R
64	J	P11_3 / COM3 / PPG2_R
65	J	P11_4 / SEG0 / PPG3_R
66	J	P11_5 / SEG1 / PPG4_R
67	J	P11_6 / SEG2 / FRCK0_R / ZIN1
68	J	P11_7 / SEG3 / IN0_R / AIN1
69	J	P12_0 / SEG4 / IN1_R / BIN1
70	J	P12_3 / SEG7 / OUT2_R
71	J	P12_7 / SEG11 / INT1_R
72	J	P00_0 / SEG12 / INT3_R
73	J	P00_1 / SEG13 / INT4_R
74	J	P00_2 / SEG14 / INT5_R
75	Supply	V _{cc}
76	Supply	Vss
77	J	P00_3 / SEG15 / INT6_R






Pin No.	I/O Circuit Type*	Pin Name
78	J	P00_4 / SEG16 / INT7_R
79	J	P00_5 / SEG17 / IN6 / TTG2 / TTG6
80	J	P00_6 / SEG18 / IN7 / TTG3 / TTG7
81	J	P00_7 / SEG19 / SGO0 / INT14
82	J	P01_0 / SEG20 / SGA0
83	J	P01_1 / SEG21 / CKOT1 / OUT0
84	J	P01_2 / SEG22 / CKOTX1 / OUT1 / INT15
85	J	P01_3 / SEG23 / PPG5
86	Р	P01_4 / SEG24 / SIN4 / INT8
87	J	P01_5 / SEG25 / SOT4
88	Р	P01_6 / SEG26 / SCK4 / TTG12
89	J	P01_7 / SEG27 / CKOTX1_R / INT9 / TTG13 / ZIN0
90	J	P02_0 / SEG28 / CKOT1_R / INT10 / TTG14 / AIN0
91	J	P02_2 / SEG30 / IN7_R / CKOT0_R / INT12 / BIN0
92	Р	P02_5 / SEG33 / OUT0_R / INT13 / SIN5_R
93	L	P03_0 / V0 / SEG36 / PPG4_B
94	L	P03_1 / V1 / SEG37 / PPG5_B
95	L	P03_2 / V2 / SEG38 / PPG14_B / SOT5_R
96	Q	P03_3 / V3 / SEG39 / PPG15_B / SCK5_R
97	М	P03_4 / RX0 / INT4
98	Н	P03_5 / TX0
99	Н	P03_6 / INT0 / NMI
100	Supply	V _{cc}


*: See "I/O Circuit Type" for details on the I/O circuit types.



6. I/O Circuit Type









Туре	Circuit	Remarks
F	P-ch N-ch N-ch	Power supply input protection circuit
G	P-ch N-ch	 A/D converter ref+ (AVRH)/ ref- (AVRL) power supply input pin with protection circuit Without protection circuit against Vcc for pins AVRH/AVRL
Н	P-ch P-ch Pout P-ch P-ch Pout P-ch Nout Standby control for input shutdown	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function Programmable pull-up resistor
1	P-ch P-ch Pout P-ch P-ch Pout N-ch Nout Standby control for input shutdown Analog input	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor Analog input



Туре	Circuit	Remarks
J	Pull-up control	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function
	P-ch P-ch Pout	Programmable pull-up resistorSEG or COM output
	N-ch Nout	
	Standby control	
	SEG or COM output	
К	Pull-up control	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function
	P-ch P-ch P-ch Pout	Programmable pull-up resistorAnalog input
	N-ch Nout	
	Standby control	
	Analog input	
L	Pull-up control	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function
	P-ch P-ch P-ch Pout	Programmable pull-up resistorVn input or SEG output
	N-ch Nout	
	Standby control	
	Vn input or SEG output	



Туре	Circuit	Remarks
М	Pull-up control	 CMOS level output (IoL = 4mA, IoH = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor
	P-ch P-ch Pout	
	N-ch Nout	
	Standby control	
N	Pull-up control	 CMOS level output (I_{OL} = 3mA, I_{OH} = -3mA) CMOS hysteresis input with input shutdown function Description
	P-ch P-ch Pout N-ch Nout*	 Programmable pull-up resistor *: N-channel transistor has slew rate control according to I²C spec, irrespective of usage.
	Standby control	
0		 Open-drain I/O Output 25mA, V_{cc} = 2.7V TTL input
	N-ch Nout	
	Standby control VV The TTL input for input shutdown	



Туре	Circuit	Remarks
Р	Pull-up control	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis inputs with input shutdown function
	P-ch P-ch Pout	Programmable pull-up resistorSEG or COM output
	N-ch Nout	
	Standby control	
	SEG or COM output	
Q	Pull-up control	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis inputs with input shutdown function
	P-ch P-ch Pout	 Programmable pull-up resistor Vn input or SEG output
	N-ch Nout	
	Standby control	
	Vn input or SEG output	
V	Pull-up control	• CMOS level output (programmable $I_{OL} = 4mA$, $I_{OH} = -4mA$ and $I_{OL} = 20mA$, $I_{OH} = -20mA$)
	P-ch P-ch P-ch Pout	 Automotive input with input shutdown function Programmable pull-up resistor Analog input
	N-ch Nout	
	Standby control	
	Analog input	



Туре	Circuit	Remarks
W	Pull-up control	• CMOS level output (programmable $I_{OL} = 4mA$, $I_{OH} = -4mA$ and $I_{OL} = 20mA$, $I_{OH} = -20mA$)
	P-ch P-ch Pout	 CMOS hysteresis input with input shutdown function Programmable pull-up resistor
	N-ch Nout	Analog input
	Standby control	
	Analog input	



7. Memory Map

FF:FFF _H		
	USER ROM*1	
DE:0000 _H		
DD:FFFF _H		
	Reserved	
10:0000 _H		
0F:C000 _H	Boot-ROM	
	Peripheral	
0E:9000 _H		
	Reserved	
04,0000		
01:0000 _H	ROM/RAM	
00:8000 _H	MIRROR	
	Internal RAM	
RAMSTART0*2	bank0	
	Deserved	
	Reserved	
00:0C00 _H		
	Peripheral	
00:0380 _H		
00:0180 _H	GPR*3	
00:0100 _H	DMA	
00:00F0 _H	Reserved	
00:0000 _H	Peripheral	

*1: For details about USER ROM area, see "User Rom Memory Map for Flash Devices" on the following pages.

- *2: For RAMSTART Addresses, see the table on the next page.
- *3: Unused GPR banks can be used as RAM area.
 - GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.




8. RAMSTART Addresses

Devices	Bank 0 RAM Size	RAMSTART0		
CY96F6B5	8KB	00:6200н		
CY96F6B6	16KB	00:4200 _H		



9. User Rom Memory Map for Flash Devices



*: Physical address area of SAS-512B is from DF:0000_H to DF:01FF_H. Others (from DF:0200_H to DF:1FFF_H) is mirror area of SAS-512B. Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000_H -DF:01FF_H. SAS cannot be used for E²PROM emulation.



10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

CY966B0							
Pin Number	USART Number	Normal Function					
8		SIN0					
9	USART0	SOT0					
10		SCK0					
3	SIN1						
4	USART1	SOT1					
5		SCK1					
46		SIN2					
47	USART2	SOT2					
48		SCK2					
86		SIN4					
87	USART4 SOT4						
88		SCK4					





11. Interrupt Vector Table

Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
0	ЗFCн	CALLV0	No	-	CALLV instruction
1	3F8 _н	CALLV1	No	-	CALLV instruction
2	3F4 _H	CALLV2	No	-	CALLV instruction
3	3F0н	CALLV3	No	-	CALLV instruction
4	ЗЕСн	CALLV4	No	-	CALLV instruction
5	3Е8н	CALLV5	No	-	CALLV instruction
6	3E4 _H	CALLV6	No	-	CALLV instruction
7	3Е0н	CALLV7	No	-	CALLV instruction
8	3DCн	RESET	No	-	Reset vector
9	3D8н	INT9	No	-	INT9 instruction
10	3D4н	EXCEPTION	No	-	Undefined instruction execution
11	3D0 _Н	NMI	No	-	Non-Maskable Interrupt
12	3ССн	DLY	No	12	Delayed Interrupt
13	3С8н	RC_TIMER	No	13	RC Clock Timer
14	3C4н	MC_TIMER	No	14	Main Clock Timer
15	3C0 _Н	SC_TIMER	No	15	Sub Clock Timer
16	3ВСн	LVDI	No	16	Low Voltage Detector
17	3В8н	EXTINT0	Yes	17	External Interrupt 0
18	3В4н	EXTINT1	Yes	18	External Interrupt 1
19	3В0н	EXTINT2	Yes	19	External Interrupt 2
20	3AC _H	EXTINT3	Yes	20	External Interrupt 3
21	3А8н	EXTINT4	Yes	21	External Interrupt 4
22	3А4н	EXTINT5	Yes	22	External Interrupt 5
23	3А0н	EXTINT6	Yes	23	External Interrupt 6
24	39Cн	EXTINT7	Yes	24	External Interrupt 7
25	398 _н	EXTINT8	Yes	25	External Interrupt 8
26	394н	EXTINT9	Yes	26	External Interrupt 9
27	390н	EXTINT10	Yes	27	External Interrupt 10
28	38Сн	EXTINT11	Yes	28	External Interrupt 11
29	388н	EXTINT12	Yes	29	External Interrupt 12
30	384н	EXTINT13	Yes	30	External Interrupt 13
31	380н	EXTINT14	Yes	31	External Interrupt 14
32	37Сн	EXTINT15	Yes	32	External Interrupt 15
33	378н	CAN0	No	33	CAN Controller 0
34	374 _Н	-	-	34	Reserved
35	370н	-	-	35	Reserved
36	36Сн	-	-	36	Reserved
37	368н	-	-	37	Reserved
38	364н	PPG0	Yes	38	Programmable Pulse Generator 0
39	360 _H	PPG1	Yes	39	Programmable Pulse Generator 1





Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
40	35Сн	PPG2	Yes	40	Programmable Pulse Generator 2
41	358 _Н	PPG3	Yes	41	Programmable Pulse Generator 3
42	354 _Н	PPG4	Yes	42	Programmable Pulse Generator 4
43	350н	PPG5	Yes	43	Programmable Pulse Generator 5
44	34Сн	PPG6	Yes	44	Programmable Pulse Generator 6
45	348н	PPG7	Yes	45	Programmable Pulse Generator 7
46	344 _H	-	-	46	Reserved
47	340н	-	-	47	Reserved
48	33Сн	-	-	48	Reserved
49	338н	-	-	49	Reserved
50	334н	PPG12	Yes	50	Programmable Pulse Generator 12
51	330н	PPG13	Yes	51	Programmable Pulse Generator 13
52	32Сн	PPG14	Yes	52	Programmable Pulse Generator 14
53	328н	PPG15	Yes	53	Programmable Pulse Generator 15
54	324н	-	-	54	Reserved
55	320 _Н	-	-	55	Reserved
56	31Cн	-	-	56	Reserved
57	318 _H	-	-	57	Reserved
58	314 _H	RLT0	Yes	58	Reload Timer 0
59	310н	RLT1	Yes	59	Reload Timer 1
60	30Cн	RLT2	Yes	60	Reload Timer 2
61	308н	RLT3	Yes	61	Reload Timer 3
62	304н	-	-	62	Reserved
63	300н	-	-	63	Reserved
64	2FCн	RLT6	Yes	64	Reload Timer 6
65	2F8 _H	ICU0	Yes	65	Input Capture Unit 0
66	2F4 _H	ICU1	Yes	66	Input Capture Unit 1
67	2F0 _Н	-	-	67	Reserved
68	2ECн	-	-	68	Reserved
69	2E8 _H	ICU4	Yes	69	Input Capture Unit 4
70	2E4 _H	ICU5	Yes	70	Input Capture Unit 5
71	2Е0н	ICU6	Yes	71	Input Capture Unit 6
72	2DCн	ICU7	Yes	72	Input Capture Unit 7
73	2D8н	-	-	73	Reserved
74	2D4 _H	-	-	74	Reserved
75	2D0н	-	-	75	Reserved
76	2CCн	-	-	76	Reserved
77	2С8н	OCU0	Yes	77	Output Compare Unit 0
78	2C4 _H	OCU1	Yes	78	Output Compare Unit 1
79	2C0 _Н	OCU2	Yes	79	Output Compare Unit 2
80	2BCн	OCU3	Yes	80	Output Compare Unit 3
81	2В8н	-	-	81	Reserved





Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description	
82	2B4 _H	-	-	82	Reserved	
83	2B0 _H	-	-	83	Reserved	
84	2AC _H	-	-	84	Reserved	
85	2А8н	-	-	85	Reserved	
86	2A4 _H	-	-	86	Reserved	
87	2A0 _H	-	-	87	Reserved	
88	29Cн	-	-	88	Reserved	
89	298н	FRT0	Yes	89	Free-Running Timer 0	
90	294н	FRT1	Yes	90	Free-Running Timer 1	
91	290н	-	-	91	Reserved	
92	28Сн	-	-	92	Reserved	
93	288 _H	RTC0	No	93	Real Time Clock	
94	284н	CAL0	No	94	Clock Calibration Unit	
95	280н	SG0	No	95	Sound Generator 0	
96	27Сн	IIC0	Yes	96	I ² C interface 0	
97	278 _Н	-	-	97	Reserved	
98	274 _Н	ADC0	Yes	98	A/D Converter 0	
99	270н	-	-	99	Reserved	
100	26Сн	-	-	100	Reserved	
101	268н	LINR0	Yes	101	LIN USART 0 RX	
102	264 _H	LINT0	Yes	102	LIN USART 0 TX	
103	260н	LINR1	Yes	103	LIN USART 1 RX	
104	25Сн	LINT1	Yes	104	LIN USART 1 TX	
105	258н	LINR2	Yes	105	LIN USART 2 RX	
106	254н	LINT2	Yes	106	LIN USART 2 TX	
107	250 _Н	-	-	107	Reserved	
108	24Сн	-	-	108	Reserved	
109	248н	LINR4	Yes	109	LIN USART 4 RX	
110	244 _H	LINT4	Yes	110	LIN USART 4 TX	
111	240 _H	LINR5	Yes	111	LIN USART 5 RX	
112	23C _Н	LINT5	Yes	112	LIN USART 5 TX	
113	238н	-	-	113	Reserved	
114	234н	-	-	114	Reserved	
115	230н	-	-	115	Reserved	
116	22C _H	-	-	116	Reserved	
117	228н	-	-	117	Reserved	
118	224н	-	-	118	Reserved	
119	220н	-	-	119	Reserved	
120	21C _Н	-	-	120	Reserved	



Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
121	218н	SG1	No	121	Sound Generator 1
122	214 _H	-	-	122	Reserved
123	210н	-	-	123	Reserved
124	20C _H	-	-	124	Reserved
125	208н	-	-	125	Reserved
126	204н	-	-	126	Reserved
127	200н	-	-	127	Reserved
128	1FC _H	-	-	128	Reserved
129	1F8 _H	-	-	129	Reserved
130	1F4н	-	-	130	Reserved
131	1F0н	-	-	131	Reserved
132	1ECн	-	-	132	Reserved
133	1E8 _Н	FLASHA	Yes	133	Flash memory A interrupt
134	1E4н	-	-	134	Reserved
135	1E0н	-	-	135	Reserved
136	1DC _H	-	-	136	Reserved
137	1D8н	QPRC0	Yes	137	Quadrature Position/Revolution counter 0
138	1D4 _H	QPRC1	Yes	138	Quadrature Position/Revolution counter 1
139	1D0 _Н	ADCRC0	No	139	A/D Converter 0 - Range Comparator
140	1CC _H	ADCPD0	No	140	A/D Converter 0 - Pulse detection
141	1C8н	-	-	141	Reserved
142	1C4н	-	-	142	Reserved
143	1С0н	-	-	143	Reserved



12. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

12.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

■Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

■Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

■Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

■Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

■Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

When you open Dry Package that recommends humidity 40% to 70% relative humidity.

- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h



■Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $M\Omega$).

Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.

- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of Styrofoam or other highly static-prone materials for storage of completed board assemblies.

12.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.





13. Handling Devices

Special Care is Required for the following when Handling the Device:

- Latch-up prevention
- · Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- · Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- · Pin handling when not using the A/D converter
- · Notes on Power-on
- · Stabilization of power supply voltage
- Serial communication
- Mode Pin (MD)

13.1 Latch-Up Prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than VCC or lower than VSS is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AVCC power supply is applied before the VCC voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC}, AVRH) exceed the digital power-supply voltage.

13.2 Unused Pins Handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than $2k\Omega$.

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.


13.3 External Clock Usage

The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

13.3.1 Single Phase External Clock for Main Oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.






13.3.2 Single Phase External Clock for Sub Oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and

X0A/P04_0 pin must be driven. X1A/P04_1 pin can be configured as GPIO.

13.3.3 Opposite Phase External Clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



13.4 Notes on PLL Clock Mode Operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

13.5 Power Supply Pins (V_{cc}/V_{ss})

It is required that all V_{CC}-level as well as all V_{SS}-level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

 V_{cc} and V_{ss} pins must be connected to the device from the power supply with lowest possible impedance.

The smoothing capacitor at V_{cc} pin must use the one of a capacity value that is larger than Cs.

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1μ F between V_{cc} and V_{ss} pins as close as possible to V_{cc} and V_{ss} pins.

13.6 Crystal Oscillator and ceramic resonator Circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines and to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

13.7 Turn on Sequence of Power Supply to A/D Converter and Analog Inputs

It is required to turn the A/D converter power supply (AV_{CC}, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply (V_{CC}) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed AV_{CC} . Input voltage for ports shared with analog input ports also must not exceed AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).



13.8 Pin Handling when not using the A/D Converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = AVRL = V_{SS}$.

13.9 Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than $50\mu s$ from 0.2V to 2.7V.

13.10Stabilization of Power Supply Voltage

If the power supply voltage varies acutely even within the operation safety range of the V_{CC} power supply voltage, a malfunction may occur. The V_{CC} power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that V_{CC} ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard V_{CC} power supply voltage and the transient fluctuation rate becomes $0.1V/\mu$ s or less in instantaneous fluctuation for power supply switching.

13.11 Serial Communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

13.12Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.



14. Electrical Characteristics

14.1 Absolute Maximum Ratings

Parameter	Parameter Symbol Condition Rating		ating	Unit	Remarks	
	0,11201		Min	Max	•	
Power supply voltage*1	Vcc	-	V _{SS} - 0.3	Vss + 6.0	V	
Analog power supply voltage*1	AVcc	-	V _{SS} - 0.3	Vss + 6.0	V	$V_{CC} = AV_{CC}^{*2}$
Analog reference voltage*1	AVRH, AVRL	-	V _{SS} - 0.3	V _{SS} + 6.0	V	AV _{CC} ≥ AVRH, AV _{CC} ≥ AVRL, AVRH > AVRL, AVRL ≥ AV _{SS}
LCD power supply voltage*1	V0 to V3	-	Vss - 0.3	Vss + 6.0	V	V0 to V3 must not exceed V _{CC}
Input voltage*1	VI	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_{\rm I} \le V_{\rm CC} + 0.3 V^{*3}$
Output voltage*1	Vo	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_0 \le V_{CC} + 0.3 V^{*3}$
Maximum Clamp Current		-	-4.0	+4.0	mA	Applicable to general purpose I/O pins *4
Total Maximum Clamp Current	Σ I _{CLAMP}	-	-	26	mA	Applicable to general purpose I/O pins *4
"L" level maximum	Iol	-	-	15	mA	Normal port
output current	Iolhco	-	-	20	mA	High current port
"L" level average	Iolav	-	-	4	mA	Normal port
output current	IOLAVHCO	-	-	15	mA	High current port
"L" level maximum	ΣΙοι	-	-	64	mA	Normal port
overall output current	ΣΙοιμο	-	-	150	mA	High current port
"L" level average	ΣΙοιαν	-	-	32	mA	Normal port
overall output current	ΣΙοιανήςο	-	-	100	mA	High current port
"H" level maximum	Іон	-	-	-15	mA	Normal port
output current	Іоннсо	-	-	-20	mA	High current port
"H" level average	Іонач	-	-	-4	mA	Normal port
output current	Іоначноо	-	-	-15	mA	High current port
"H" level maximum	ΣΙοн	-	-	-64	mA	Normal port
overall output current	ΣΙοннсο	-	-	-150	mA	High current port
"H" level average	ΣΙ _{ΟΗΑV}	-	-	-32	mA	Normal port
overall output current	ΣΙομανήςο	-	-	-100	mA	High current port
Power consumption* ⁵	PD	T _A = +125°C	-	416 ^{*6}	mW	
Operating ambient temperature	TA	-	-40	+125 ^{*7}	°C	
Storage temperature	T _{STG}	-	-55	+150	°C	


*1: This parameter is based on $V_{SS} = AV_{SS} = 0V$.

*2: AV_{CC} and V_{CC} must be set to the same voltage. It is required that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.

*3: V_I and V_O should not exceed V_{CC} + 0.3V. V_I should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating. Input/Output voltages of general I/O ports depend on V_{CC}.



- *4: Applicable to all general purpose I/O pins (Pnn_m).
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
 - The DEBUG I/F pin has only a protective diode against VSS. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.
 - Sample recommended circuits:



*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows: $P_D = P_{IO} + P_{INT}$

 $P_{IO} = \Sigma (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$ (I/O load power dissipation, sum is performed on all I/O ports) $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

 I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming. I_A is the analog current consumption into AV_{CC}.

- *6: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.
- *7: Write/erase to a large sector in flash memory is warranted with $T_A \leq + 105^{\circ}C$.

WARNING

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



14.2 Recommended Operating Conditions

$(V_{SS} = A)$	AV _{SS} =	0V)
----------------	--------------------	-----

Parameter	Symbol		Value		Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Unit	Kellidi KS
Power supply	Vcc, AVcc	2.7	-	5.5	V	
voltage	VCC, AVCC	2.0	-	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor at C pin	Cs	0.5	1.0 to 3.9	4.7	μF	$\begin{array}{l} 1.0 \mu F \ (\mbox{Allowance within } \pm 50\%) \\ 3.9 \mu F \ (\mbox{Allowance within } \pm 20\%) \\ Please use the ceramic capacitor or the capacitor of the frequency response of this level. \\ The smoothing capacitor at V_{CC} must use the one of a capacity value that is larger than C_s. \end{array}$

WARNING

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



14.3 DC Characteristics

14.3.1 Current Rating

		Din	PinConditionsValueUnitPemerks								
Parameter	Symbol	Name	Conditions	Min	Typ	Max	Unit	Remarks			
		Nume	PLL Run mode with	-	28	-	mA	T _A = +25°C			
ICCPLL	Iccpll		CLKS1/2 = CLKB = CLKP1/2 = 32MHz Flash 0 wait	-	-	38	mA	$T_A = +23 \text{ °C}$ $T_A = +105 \text{ °C}$			
		(CLKRC and CLKSC stopped)	-	-	39.5	mA	T _A = +125°C				
			Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	-	3.5	-	mA	T _A = +25°C			
	ICCMAIN		Flash 0 wait	-	-	8	mA	T _A = +105°C			
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	9.5	mA	T _A = +125°C			
			RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz	-	1.8	-	mA	T _A = +25°C			
Power supply current in Run modes ^{*1}	ICCRCH	Vcc	Flash 0 wait	-	-	6	mA	T _A = +105°C			
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	7.5	mA	T _A = +125°C			
			RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz	-	0.16	-	mA	T _A = +25°C			
			Flash 0 wait	-	-	3.5	mA	T _A = +105°C			
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	5	mA	T _A = +125°C			
			Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz	-	0.1	-	mA	T _A = +25°C			
	Іссѕив		Flash 0 wait	-	-	3.3	mA	T _A = +105°C			
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	4.8	mA	T _A = +125°C			

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C})$



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks		
Falameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	IVEIIIdi KS		
		PLL Sleep mode with		-	9.5	-	mA	T _A = +25°C		
	ICCSPLL		CLKS1/2 = CLKP1/2 = 32MHz (CLKRC and CLKSC	-	-	15	mA	T _A = +105°C		
			stopped)	-	-	16.5	mA	T _A = +125°C		
		Main Sleep mode with CLKS1/2 = CLKP1/2 =	-	1.1	-	mA	T _A = +25°C			
			4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and	-	-	4.7	mA	T _A = +105°C		
			CLKPLL, CLKRC and CLKSC stopped)	-	-	6.2	T _A = +125°C			
			RC Sleep mode with CLKS1/2 = CLKP1/2 =	-	0.6	-	mA	T _A = +25°C		
Power supply current in Sleep modes ^{*1}	ICCSRCH	V _{cc}	CLKRC = 2MHz, SMCR:LPMSS = 0	-	-	4.1	mA	T _A = +105°C		
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	5.6	mA	$T_{A} = +125^{\circ}C$ $T_{A} = +25^{\circ}C$ $T_{A} = +105^{\circ}C$ $T_{A} = +125^{\circ}C$		
			RC Sleep mode with	-	0.07	-	mA	T _A = +25°C		
			CLKS1/2 = CLKP1/2 = CLKRC = 100kHz (CLKMC, CLKPLL and	-	-	2.9	mA	T _A = +105°C		
	CLKSC stop	CLKSC stopped)	-	-	4.4	mA	nA $T_A = +105^{\circ}C$ nA $T_A = +125^{\circ}C$ nA $T_A = +25^{\circ}C$ nA $T_A = +105^{\circ}C$ nA $T_A = +105^{\circ}C$ nA $T_A = +125^{\circ}C$ nA $T_A = +105^{\circ}C$ nA $T_A = +105^{\circ}C$ nA $T_A = +125^{\circ}C$			
		Sub Sleep mode with	-	0.04	-	mA	T _A = +25°C			
	Іссѕѕив		CLKS1/2 = CLKP1/2 =	-	-	2.7	mA	T _A = +105°C		
			CLKRC stopped)	-	-	4.2	mA	T _A = +125°C		



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Faranielei	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remains
			PLL Timer mode with		1800	2250	μΑ	T _A = +25°C
		CLKPLL = 32MHz (CLKRC and	-	-	3220	μA	T _A = +105°C	
			CLKSC stopped)	-	-	4200	μA	$T_{A} = +125^{\circ}C$
			Main Timer mode with	-	285	330	μΑ	T _A = +25°C
	ICCTMAIN		CLKMC = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC	-	-	1200	μA	T _A = +105°C
Power supply		stopped)	-	-	2155	μA	T _A = +125°C	
			RC Timer mode with CLKRC = 2MHz,	-	160	215	μА	T _A = +25°C
current in	ICCTRCH	Vcc	SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC	-	-	1110	μA	T _A = +105°C
Timer modes ^{*2}			stopped)	-	-	2065	μA	T _A = +125°C
			RC Timer mode with	-	35	75	μΑ	T _A = +25°C
	ICCTRCL		CLKRC = 100kHz, (CLKPLL, CLKMC and CLKSC	-	-	910	μA	T _A = +105°C
			stopped)	-	-	1870	μA	T _A = +125°C
			Sub Timer mode with	-	25	65	μA	T _A = +25°C
	Ісстѕив		CLKSC = 32kHz (CLKMC, CLKPLL and CLKRC	-	-	885	μA	T _A = +105°C
			stopped)	-	-	1845	μΑ	T _A = +125°C





Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
i alameter	Gymbol	Name	Conditions	Min	Тур	Max	Onit	Remarks
Devenue				-	20	60	μΑ	T _A = +25°C
Power supply current in Stop mode ^{*3}	Іссн		-	-	-	880	μΑ	T _A = +105°C
				-	-	1840	μΑ	T _A = +125°C
Flash Power Down current	ICCFLASHPD		-	-	36	70	μA	
Power supply current for active Low		Vcc	Low voltage detector	-	5	-	μA	T _A = +25°C
Voltage detector ^{*4}			enabled	-	-	12.5	μΑ	T _A = +125°C
Flash Write/	ICCFLASH		-	-	12.5	-	mA	T _A = +25°C
Erase current*5				-	-	20	mA	T _A = +125°C

*1: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

*2: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, ICCFLASHPD must be added to the Power supply current.

The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.

*3: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.

- *4: When low voltage detector is enabled, I_{CCLVD} must be added to Power supply current.
- *5: When Flash Write / Erase program is executed, ICCFLASH must be added to Power supply current.



14.3.2 Pin Characteristics

Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
T drameter	Cymbol		Conditions	Min	Тур	Max	onne	
	Vін	Port inputs	-	Vcc × 0.7	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	VIH	Pnn_m	-	Vcc × 0.8	-	V _{CC} + 0.3	V	AUTOMOTIVE Hysteresis input
"L" level input voltage "H" level output voltage "L" level output voltage	VIHX0S	X0	External clock in "Fast Clock Input mode"	VD × 0.8	-	VD	V	VD=1.8V±0.15V
"H" level input voltage	VIHX0AS	X0A	External clock in "Oscillation mode"	Vcc × 0.8	-	V _{CC} + 0.3	V	
1 0	VIHR	RSTX	-	Vcc × 0.8	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	VIHM	MD	-	V _{CC} - 0.3	-	V _{CC} + 0.3	V	CMOS Hysteresis
	VIHD	DEBUG I/F	-	2.0	-	V _{CC} + 0.3	V	TTL Input
	M	Port	-	V _{SS} - 0.3	-	Vcc × 0.3	V	CMOS Hysteresis input
	VIL	inputs Pnn_m	-	V _{SS} - 0.3	-	V _{CC} × 0.5	V	AUTOMOTIVE Hysteresis input
	VILX0S	XO	External clock in "Fast Clock Input mode"	Vss	-	VD × 0.2	V	VD=1.8V±0.15V
"L" level input voltage	VILXOAS	X0A	External clock in "Oscillation mode"	V _{SS} - 0.3	-	V _{CC} × 0.2	V	
	VILR	RSTX	-	V _{SS} - 0.3	-	Vcc × 0.2	V	CMOS Hysteresis input
	VILM	MD	-	V _{SS} - 0.3	-	V _{SS} + 0.3	V	CMOS Hysteresis input
	VILD	DEBUG I/F	-	V _{SS} - 0.3	-	0.8	V	TTL Input
	V _{OH4}	4mA type	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ I_{OH} = -4mA \\ \hline 2.7V \leq V_{CC} < 4.5V \\ I_{OH} = -1.5mA \end{array}$	Vcc - 0.5	-	Vcc	V	
"H" level output voltage	Vон20	High Drive type [*]	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -20mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -13mA$	Vcc - 0.6	-	Vcc	v	
	Vонз	3mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -3mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	Vcc - 0.5	-	Vcc	v	
	V _{OL4}	4mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OL} = +4mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OL} = +1.7mA$		-	0.4	V	
"L" level output voltage	V _{OL20}	High Drive type [*]	$4.5V \le V_{CC} \le 5.5V$ $I_{OL} = +20mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OL} = +13mA$		-	0.6	v	
	V _{OL3}	3mA type	$2.7V \le V_{CC} < 5.5V$ $I_{OL} = +3mA$	-	-	0.4	V	
	V _{OLD}	DEBUG I/F	V _{CC} = 2.7V I _{OL} = +25mA	0	-	0.25	V	

$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$





Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
Parameter	Symbol	Pin Name		Min	Тур	Max	Unit	
		Pnn_m	Vss < Vı < Vcc AVss, AVRL < Vı < AVcc, AVRH	- 1	-	+ 1	μA	Single port pin except high current output I/O
Input leak current	Iı∟	P08_m, P09_m, P10_m	Vss < Vı < Vcc AVss, AVRL < Vı < AVcc, AVRH	- 3	-	+ 3	μΑ	
Total LCD leak current	Σ I _{ILCD}	All SEG/ COM pin	V _{CC} = 5.0V	-	0.5	10	μΑ	Maximum leakage current of all LCD pins
Internal LCD divide resistance	R _{LCD}	Between V3 and V2, V2 and V1, V1 and V0	V _{CC} = 5.0V	6.25	12.5	25	kΩ	
Pull-up resistance value	R _{PU}	Pnn_m	V _{CC} = 5.0V ±10%	25	50	100	kΩ	
Input capacitance	Cin	Other than C, Vcc, Vss, AVcc, AVss, AVRH, AVRL, P08_m, P09_m, P10_m	-	-	5	15	pF	
		P08_m, P09_m, P10_m	-	-	15	30	pF	

*: In the case of high current outputs, set "1" to the bit in the Port High Drive Register.





14.4 AC Characteristics

14.4.1 Main Clock Input Characteristics

Parameter	Symbol	Pin		Value		Unit	Remarks
Farameter	Symbol	Name	Min	Тур	Max	Unit	Rellidiks
Input frequency			4	-	8	MHz	When using a crystal oscillator, PLL off
	fc	X0, X1	-	-	8	MHz	When using an opposite phase external clock, PLL off
		XI	4	-	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
Input fraguanay		XO	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
Input frequency	ffci		4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Input clock cycle	tсүгн	-	125	-	-	ns	
Input clock pulse width	Рwн, Pwl	-	55	-	-	ns	

(V_{CC} = AV_{CC} = 2.7V to 5.5V, VD=1.8V±0.15V, V_{SS} = AV_{SS} = 0V, T_A = - 40°C to + 125°C)










14.4.2 Sub Clock Input Characteristics

Parameter	Symbol	Pin Name	Conditions		Value			Remarks
Farameter			Conditions	Min	Тур	Max	Unit	Remarks
Input frequency fcL		VOA	-	-	32.768	-	kHz	When using an oscillation circuit
	fc∟	X0A, X1A	-	-	-	100	kHz	When using an opposite phase external clock
		X0A	-	-	-	50	kHz	When using a single phase external clock
Input clock cycle	tcyll	-	-	10	-	-	μs	
Input clock pulse width	-	-	Рwн/t _{CYLL} , Рwi/t _{CYLL}	30	-	70	%	









14.4.3 Built-in RC Oscillation Characteristics

	$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C$									
Parameter	Symbol		Value		Unit	Remarks				
	Symbol	Min	Тур	Max	Onic	Kentarko				
Clock froquency	f _{RC}	50	100	200	kHz	When using slow frequency of RC oscillator				
Clock frequency	IRC	1	2	4	MHz	When using fast frequency of RC oscillator				
RC clock stabilization	toootao	80	160	320	μs	When using slow frequency of RC oscillator (16 RC clock cycles)				
time	t rcstab	64	128	256	μS	When using fast frequency of RC oscillator (256 RC clock cycles)				

14.4.4 Internal Clock Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$


Parameter	Symbol	Va	Unit	
Falametei	Symbol	Min	Max	Om
Internal System clock frequency (CLKS1 and CLKS2)	fclks1, fclks2	-	54	MHz
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	fclkb, fclkp1	-	32	MHz
Internal peripheral clock frequency (CLKP2)	fclkp2	-	32	MHz



14.4.5 Operating Conditions of PLL

Parameter	Symbol		Value		Unit	Remarks
r al allietei	Symbol	Min	Тур	Мах	Onic	i ciliarks
PLL oscillation stabilization wait time	t _{LOCK}	1	-	4	ms	For CLKMC = 4MHz
PLL input clock frequency	f _{PLLI}	4	-	8	MHz	
PLL oscillation clock frequency	fclkvco	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)
PLL phase jitter	t PSKEW	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz


$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$



14.4.6 Reset Input

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$


Parameter	Symbol Pin Name		Va	Unit		
	Cymbol		Min	Max	0.int	
Reset input time	t	DOTY	10	-	μS	
Rejection of reset input time	T RSTL	RSTX	1	-	μS	






14.4.7 Power-on Reset Timing

Parameter	Decemptor Symbol			Value	Unit		
Falameter	Parameter Symbol	Pin Name	Min	Тур	Max	Onit	
Power on rise time	t _R	Vcc	0.05	-	30	ms	
Power off time	toff	Vcc	1	-	-	ms	







14.4.8 USART Timing

Parameter	Symbo	Pin	Conditions	4.5V ≤ Vo		2.7V ≤ Vo	Unit	
		Name	Conditions	Min	Max	Min	Max	Onit
Serial clock cycle time	tscyc	SCKn		4t _{CLKP1}	-	4t _{CLKP1}	-	ns
		SCKn						
SCK $\downarrow \rightarrow$ SOT delay time	tslovi	, SOTn		- 20	+ 20	- 30	+ 30	ns
		SCKn						
SOT \rightarrow SCK \uparrow delay time	tovshi		Internal shift	N×tclkp1	-	N×tclkp1	-	ns
		SOTn	clock mode	- 20 [*]		- 30 [*]		
		SCKn						
SIN \rightarrow SCK \uparrow setup time	tıvsнı	, CINIA		+ 45	-	+ 55	-	ns
		SINn SCKn						
SCK $\uparrow \rightarrow$ SIN hold time	tshixi			0	-	0	-	ns
		, SINn		-		-		_
Serial clock "L" pulse width	t _{SLSH}	SCKn		tCLKP1	-	tclkp1	-	ns
	GLOIT	00141		+ 10		+ 10		110
Serial clock "H" pulse width	tshsl	SCKn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
		SCKn		+ 10		+ 10		
SCK $\downarrow \rightarrow$ SOT delay time	t _{SLOVE}			-	2tcLKP1	-	2tcLKP1	ns
		SOTn	External		+ 45		+ 55	
		SCKn	shift	tclkp1/2		tclkp1/2		
SIN \rightarrow SCK \uparrow setup time	t IVSHE	,	clock mode	+ 10	-	+ 10	-	ns
		SINn SCKn						
SCK	tSHIXE	SCRI		tCLKP1	_	tclkp1	-	ns
	SHIAL	, SINn		+ 10		+ 10	0	
SCK fall time	t⊧	SCKn		-	20	-	20	ns
SCK rise time	t _R	SCKn		-	20	-	20	ns

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, T_A = - 40°C to + 125°C, C_L=50pF)

Notes:


- AC characteristic in CLK synchronized mode.
- C_L is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "CY96600 series HARDWARE MANUAL".
- + t_{CLKP1} indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKn and SOTn_R is not guaranteed.


*: Parameter N depends on t_{SCYC} and can be calculated as follows:

- If $t_{SCYC} = 2 \times k \times t_{CLKP1}$, then N = k, where k is an integer > 2
- If $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$, then N = k + 1, where k is an integer > 1



tscyc	N
$4 imes t_{CLKP1}$	2
5 × tclkp1, 6 ×tclkp1	3
$7 \times t_{CLKP1}, 8 \times t_{CLKP1}$	4








14.4.9 External Input Timing

Parameter	Symbol	Pin Name	Value		Unit	Remarks
Farameter	Symbol	Fin Name	Min	Max	Unit	Remarks
		Pnn_m	_			General Purpose I/O
		ADTG		-	ns	A/D Converter trigger input
		TINn				Reload Timer
		TTGn	2t _{CLKP1} +200			PPG trigger input
		FRCKn,	(t _{CLKP1} =			Free-Running Timer input
Input pulse width	t _{INH} ,	FRCKn_R	- 1/fclkp1)*			clock
	tinl	INn, INn_R				Input Capture
		AINn,				Quadrature
		BINn,				Position/Revolution
		ZINn				Counter
		INTn, INTn_R	200			External Interrupt
		NMI	200	-	ns	Non-Maskable Interrupt

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = - 40°C to + 125°C)

*: t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.





14.4.10 PC Timing

Parameter	Symbol	Conditions	Туріс	Typical Mode		High-Speed Mode ^{*4}	
			Min	Max	Min Max		
SCL clock frequency	fscl		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t hdsta		4.0	-	0.6	-	μs
SCL clock "L" width	t _{LOW}		4.7	-	1.3	-	μS
SCL clock "H" width	tніgн		4.0	-	0.6	-	μS
(Repeated) START condition setup time $SCL \uparrow \rightarrow SDA \downarrow$	t _{susta}	C∟ = 50pF,	4.7	-	0.6	-	μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t hddat	$R = (V_p/I_OL)^{*1}$	0	3.45* ²	0	0.9*3	μs
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	tsudat		250	-	100	-	ns
STOP condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	tsusтo		4.0	-	0.6	-	μs
Bus free time between "STOP condition" and "START condition"	teus		4.7	-	1.3	-	μS
Pulse width of spikes which will be suppressed by input noise filter	tsp	-	0	(1-1.5) × t _{CLKP1} *5	0	(1-1.5) × t _{CLKP1} *5	ns


$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

*1: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

*2: The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.

- *3: A high-speed mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250ns".
- *4: For use at over 100 kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.

*5: t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time.





14.5 A/D Converter

14.5.1 Electrical Characteristics for the A/D Converter

_		Pin Value						
Parameter	Symbol	Name	Min	Тур	Max	Unit	Remarks	
Resolution	-	-	-	-	10	bit		
Total error	-	-	- 3.0	-	+ 3.0	LSB		
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB		
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB		
Zero transition voltage	Vot	ANn	Тур - 20	AVRL + 0.5LSB	Тур + 20	mV		
Full scale transition voltage	V _{FST}	ANn	Тур - 20	AVRH - 1.5LSB	Тур + 20	mV		
Compare time*	-	-	1.0	-	5.0	μS	$4.5V \le AV_{CC} \le 5.5V$	
			2.2	-	8.0	μs	$2.7V \le AV_{CC} < 4.5V$	
Sampling time*	-	-	0.5	-	-	μs	$4.5V \le AV_{CC} \le 5.5V$	
			1.2	-	-	μS	$2.7V \leq AV_{CC} < 4.5V$	
Power supply	IA	_	-	2.0	3.1	mA	A/D Converter active	
current	I _{AH}	AVcc	-	-	3.3	μΑ	A/D Converter not operated	
Reference power supply current	I _R	AVRH	-	520	810	μΑ	A/D Converter active	
(between AVRH and AVRL)	IRH		-	-	1.0	μΑ	A/D Converter not operated	
Analog input capacity	C _{VIN}	AN2 to 4, 6 to 8, 10 to 12, 14, 15	-	-	16.0	pF	Normal outputs	
		AN16 to 31	-	-	17.8	pF	High current outputs	
Analog impedance	RVIN	ANn	-	-	2050	Ω	$4.5V \le AV_{CC} \le 5.5V$	
Analog impedance	RVIN		-	-	3600	Ω	$2.7V \le AV_{CC} < 4.5V$	
Analog port input current (during	Iain	AN2 to 4, 6 to 8, 10 to 12, 14, 15	- 0.3	-	+ 0.3	μΑ	AVss , AVRL < V _{AIN} < AVcc, AVRH	
conversion)		AN16 to 31	- 3.0	-	+ 3.0	μΑ		
Analog input voltage	V _{AIN}	ANn	AVRL	-	AVRH	V		
Reference voltage	-	AVRH	AVcc - 0.1	-	AVcc	V		
range	-	AVRL	AVss	-	AVss + 0.1	V		
Variation between channels	-	ANn	-	-	4.0	LSB		

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C to + 125°C)


*: Time for each channel.



14.5.2 Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (T_{samp}) depends on the external driving impedance R_{ext} , the board capacitance of the A/D converter input pin C_{ext} and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



Rext: External driving impedance

Cext: Capacitance of PCB at A/D converter input

CVIN: Analog input capacity (I/O, analog switch and ADC are contained)

Rvin: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used:


 $T_{samp} = 7.62 \times (R_{ext} \times C_{ext} + (R_{ext} + R_{VIN}) \times C_{VIN})$

- Do not select a sampling time below the absolute minimum permitted value. ($0.5\mu s$ for $4.5V \le AVCC \le 5.5V$, $1.2\mu s$ for $2.7V \le AVCC < 4.5V$)
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1µF to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AVRL| becomes smaller.




14.5.3 Definition of A/D Converter Terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero transition point (0b0000000000 ←→ 0b000000001) to the full-scale transition point (0b1111111110 ←→ 0b111111111).
- Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to change the output code by 1LSB.
- Total error
 : Difference between the actual value and the theoretical value. The total error
 - includes zero transition error, full-scale transition error and nonlinearity error.
- Zero transition voltage : Input voltage which results in the minimum conversion value.
- Full scale transition voltage: Input voltage which results in the maximum conversion value.











14.6 High Current Output Slew Rate

	$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$								
Parameter	Symbol	Pin Name	Conditions	Min	Value Typ	Max	Unit	Remarks	
Output rise/fall time	t _{R20} , t _{F20}	P08_m, P09_m, P10_m	Outputs driving strength set to "20mA"	15	-	75	ns	C∟=85pF	










14.7 Low Voltage Detection Function Characteristics


		$(V_{CC} = AV_{CC} =$	2.7V to 5.5V, V _S	$s = AV_{SS} = 0^{1}$	V, T _A = - 40°C	to + 125°C)		
Parameter	Symbol	Conditions		Value				
Falameter	Symbol		Min	Тур	Мах	Unit		
	V _{DL0}	$CILCR:LVL = 0000_B$	2.70	2.90	3.10	V		
	V _{DL1}	CILCR:LVL = 0001 _B	2.79	3.00	3.21	V		
	V _{DL2}	$CILCR:LVL = 0010_B$	2.98	3.20	3.42	V		
Detected voltage ^{*1}	V _{DL3}	CILCR:LVL = 0011 _B	3.26	3.50	3.74	V		
	V _{DL4}	CILCR:LVL = 0100 _B	3.45	3.70	3.95	V		
	V _{DL5}	CILCR:LVL = 0111 _B	3.73	4.00	4.27	V		
	V _{DL6}	CILCR:LVL = 1001 _B	3.91	4.20	4.49	V		
Power supply voltage change rate ^{*2}	dV/dt	-	- 0.004	-	+ 0.004	V/µs		
l hartene de avielte		CILCR:LVHYS=0	-	-	50	mV		
Hysteresis width	VHYS	CILCR:LVHYS=1	80	100	120	mV		
Stabilization time	TLVDSTAB	-	-	-	75	μs		
Detection delay time	t _d	-	-	-	30	μs		


*1: If the power supply voltage fluctuates within the time less than the detection delay time (t_d), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.

*2: In order to perform the low voltage detection at the detection voltage (V_{DLX}), be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage.











14.8 Flash Memory Write/Erase Characteristics

		(Vc	c = AVcc	= 2.7V	to 5.5V, Vs	s = AVss =	$= 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$	
Paran	notor	Conditions	Value			Unit	Remarks	
1 81 81	i didinetei		Min	Тур	Max	Onic	Remarks	
	Large Sector	T _A ≤+105°C	-	1.6	7.5	S		
Sector erase time	Small Sector	-	-	0.4	2.1	S	Includes write time prior to internal erase.	
	Security Sector	-	-	0.31	1.65	S		
Word (16-bit) write	Large Sector	T _A ≤ + 105°C	-	25	400	μs	Not including system-level	
time	Small Sector	-	-	25	400	μS	overhead time.	
Chip erase time		T _A ≤ + 105°C	-	8.31	40.05	s	Includes write time prior to internal erase.	

Note:

While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage (-0.004V/ μ s to +0.004V/ μ s) after the external power falls below the detection voltage (V_{DLX})^{*1}.

Write/Erase cycles and data hold time

Write/Erase Cycles (Cycle)	Data Hold Time (Year)
1,000	20 *2
10,000	10 *2
100,000	5 *2

*1: See "14.7 Low Voltage Detection Function Characteristics".


*2: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).




15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.


■CY96F6B6








■CY96F6B6









■Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz
		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz
		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz
		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz
		Regulator in Low Power Mode,
		(CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz
		Regulator in Low Power Mode,
.		(CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz
		(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz
		(System clocks are stopped in this mode)
		Regulator in High Power Mode,
	RC clock fast	FLASH in Power-down / reset mode
	RC CIOCK TASL	CLKMC = 2MHz
		(System clocks are stopped in this mode) Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz
	INC CIOCK SIOW	(System clocks are stopped in this mode)
		Regulator in Low Power Mode.
		FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz
		(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode



16. Ordering Information

MCU with CAN Controller


Part Number	Flash Memory	Package*
CY96F6B5RBPMC-GS-UJE1	Flash A	100-pin plastic LQFP
CT90F0B3RBFIMC-G3-UJET	(160.5KB)	(LQI100)
CY96F6B6RBPMC-GS-UJE1	Flash A	100-pin plastic LQFP
CY96F6B6RBPMC-GS-UJE2	(288.5KB)	(LQI100)

*: For details about package, see "Package Dimension ".





17. Package Dimension



SYMBOL	DIMENSIONS		
STMBOL	MIN.	NOM.	MAX.
A	_	_	1.70
A1	0.05	_	0.15
b	0.15		0.27
с	0.09		0.20
D	16.00 BSC		
D1	14.00 BSC		
e	0.50 BSC		
E	16.00 BSC		
E1	14	4.00 BS0)
L	0.45	0.60	0.75
L1	0.30	0.50	0.70

NOTES:

1 ALL DIMENSIONS ARE IN MILLIMETERS

A DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING

LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.

3 DATUM SA-B AND D TO BE DETERMINED AT DATUM PLANE H.

TO BE DETERMINED AT SEATING PLANE C.

DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOW ABLE PROTRUSION IS 0.25mm PRE SIDE.

DIMENSIONS DI AND ET INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.

DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.

⚠ REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOW ER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETW EEN THE UPPER AND LOW ER SECTIONS OF THE MOLDER BODY.

▲ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08m m. DAMBAR CANNOT BE LOCATED ON THE LOW ER RADIUS OR THE LEAD FOOT.

A THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

AT IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOW EST POINT OF THE PACKAGE BOD Y.

002-11500 *A

PACKAGE OUTLINE, 100 LEAD LQFP 14.0X14.0X1.7 MM LQI100 REV*A



18. Major Changes

Spansion Publication Number: MB966B0-DS704-00013

Page	Section	Change Results
Revision 1	1.0	
-	-	$PRELIMINARY \to Data\ sheet$
2	Features	Changed the description of "System clock" Up to 16 MHz external clock for devices with fast clock input feature \rightarrow
	-	Up to 8 MHz external clock for devices with fast clock input feature
		Changed the description of "LCD Controller" On-chip drivers for internal divider resistors or external divider resistors \rightarrow
		Internal divider resistors or external divider resistors
		Added "Sound Generator"
4		Changed the description of "External Interrupts" Interrupt mask and pending bit per channel →
		Interrupt mask bit per channel
		Added the description of "I/O Ports"
		"Some pins offer high current output capability for LED driving." Changed the description of "Built-in On Chip Debugger"
5		- Event sequencer: 2 levels
		- Event sequencer: 2 levels + reset
	Product Lineup	Added the Product
6		Changed the Remark of RLT RLT 0/1/2/3/6 Only RLT6 can be used as PPG clock source \rightarrow
		\rightarrow RLT 0 to 3/6
		Added the Feature of Sound Generator
	Block Diagram	Added the block of Sound Generator
		Deleted the block of RLT6 from PPG block
8		Changed the RLT block
-		4ch
		→ 0/1/2/3/6 5ch
	Pin Assignment	Added the Pin
		Pin no.23, SGO1
		Pin no.24, SGA1
9		Pin no.28, SGO1_R
		Pin no.29, SGA1_R Pin no.81, SGO0
		Pin no.82, SGA0
	Pin Description	Changed the Description of PPGn_B
		Programmable Pulse Generator n output (8bit) →
		Programmable Pulse Generator n output (16bit/8bit)
10		Added the Pin
		SGAn SGAn_R
		SGAN_R SGOn
		SGOn_R



Page	Section	Change Results
12	Pin Circuit Type	Added the Pin name Pin no.23, SGO1 Pin no.24, SGA1 Pin no.28, SGO1_R Pin no.29, SGA1_R
		Changed the I/O circuit type Pin no.30 to 34, 37 to 40 $K \rightarrow V$ Changed the I/O circuit type
13		Pin no.41 to 43, 47, 49 $K \rightarrow V$ Pin no.46, 48 $I \rightarrow W$
14		Added the Pin name Pin no.81, SGO0 Pin no.82, SGA0
	I/O Circuit Type	Changed the figure of type B
16		Changed the Remarks of type B (CMOS hysteresis input with input shutdown function, $I_{OL} = 4mA$, $I_{OH} = -4mA$, Programmable pull-up resister)
		(CMOS level output ($I_{OL} = 4mA$, $I_{OH} = -4mA$), Automotive input with input shutdown function and programmable pull-up resistor)
17		Changed the figure of type G
20		Added the Type V
21		Added the Type W
22	Memory Map	Changed the START addresses of Boot-ROM $0F:E000_{H} \rightarrow$
		0F:С000н
24	User Rom Memory Map For Flash Devices	Changed the annotation Others (from DF:0200 _H to DF:1FFF _H) are all ROM Mirror area for SAS-512B. \rightarrow
		Others (from DF:0200 _H to DF:1FFF _H) is mirror area of SAS-512B.
	Interrupt Vector Table	Changed the Description of CALLV0 to CALLV7 Reserved →
		CALLV instruction
		Changed the Description of RESET Reserved →
26		Reset vector
20		Changed the Description of INT9 Reserved
		→ INT9 instruction
		Changed the Description of EXCEPTION Reserved
		\rightarrow Undefined instruction execution
27	Interrupt Vector Table	Changed the Vector name of Vector number 64 PPGRLT
		→ RLT6



28 Changed the Description of Vector number 64 Relead Timer 6 can be used as PPG clock source —Relead Timer 6 Added Vector name to Vector number 95 Sd0 Added Vector name to Vector number 121 Sd1 30 to 33 30 to 33 Handling Precautions Added a section Added Vector name to Vector number 121 Sd1 30 to 33 Handling Devices Added the description to "3. External clock usage" (3) Opposite phase sectemal clock. 35 Handling Devices Added the description in "7. Turn on sequence of power supply to AD2 converter and analog inputs" 36 In this case, the voltage must not exceed AVRH or AV _{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable). 37 Electrical Characteristics Added Symbols of High current port 37 1. Absolute Maximum Ratings Changed the amontation "3 Input/Output voltages of standard ports depend on V _{CC} . 38 Electrical Characteristics Added Symbols of High current port 38 Changed the amontation "4 Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset. 39 2. Recommended Operating Conditions Added the admontation "4 The DEBUG VF in has only a protective diode against V _{SS} . Hence it is only permitted to input a negative claring supply voltage may not be sufficient to operact the Power reset. 39	Page	Section	Change Results
Reload Timer 6 Added Vector name to Vector number 95 SG0 Reload Timer 6 Added Vector name to Vector number 121 SG1 30 to 33 Handling Precautions Added the description to "3. External clock usage" (3) Opposite phase external clock 35 Handling Devices Added the description to "3. External clock usage" (3) Opposite phase external clock 35 Handling Devices In this case, the voltage must not exceed AVRH or AVoc truining the analog and digital power supplies simultaneously on or off is acceptable). In this case, AVRH must not exceed AVcc. Input voltage for this case, AVRH must not exceed AVcc. Input voltage for Ports shared with analog input ports also must not exceed AVcc (turning the analog and digital power supplies simultaneously on or off is acceptable). Added the description "12. Mode Pin (MD)" 36 Electrical Characteristics Added fine description "12. Mode Pin (MD)" 37 I. Absolute Maximum Ratings Added fine description "12. Mode Pin (MD)" 38 Electrical Characteristics Added fine description "14. Mode Pin (MD)" 38 I. Absolute Maximum Ratings Added fine description "14. Mode Pin (MD)" 38 Electrical Characteristics Added fine description "14. Mode Pin (MD)" 38 I. Absolute Maximum Ratings Added fine the situation "4 Note that if the 4-B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be su			Reload Timer 6 can be used as PPG clock source
Sco Sco 29 Added Vector name to Vector number 121 30 to 33 Handling Devices Added a section 31 Handling Devices Added the description to "3. External clock usage" (3) Opposite phase external clock 35 Handling Devices Added the description to "3. External clock usage" (3) Opposite phase external clock 35 In this case, the voltage must not exceed AVRH or AVcc (turing the analog and digital power supplies simultaneously on or of is acceptable). 36 In this case, AVRH must not exceed AVcc. Input voltage for ports shared with analog input ports also must not exceed AVcc (turing the analog and digital power supplies simultaneously on or off is acceptable). 36 Added Symbols of High current port 37 1. Absolute Maximum Ratings 37 Added Symbols of J High current port 38 Changed the annotation "3 38 Electrical Characteristics 1. Absolute Maximum Ratings 38 Added Operating Conditions 39 Added Operating Conditions 38 2. Recommended Operating Conditions 39 39 39 39			
30 to 33 Handling Precautions Added a section 30 to 33 Handling Devices Added the description to "3. External clock usage" (3) Opposite phase external clock 35 Handling Devices Changed the description in "7. Turn on sequence of power supply to A/D converter and analog inputs" 35 In this case, the voltage must not exceed A/RH or A/cc (urining the analog and digital power supplies simultaneously on or off is acceptable). 36 In this case, A/RH must not exceed A/Cc. Input voltage for ports shared with analog input ports also must not exceed A/Cc (turning the analog and digital power supplies simultaneously on or off is acceptable). 36 Added the description "12. Mode Pin (MD)" 37 Added the description "12. Mode Pin (MD)" 38 1. Absolute Maximum Ratings Added Symbols of High current port Changed the annotation "4 37 1. Absolute Maximum Ratings Input/Output voltages of general I/O ports depend on Vcc. Tinput/Output voltages of general I/O ports depend on Vcc. Changed the annotation "4 38 2. Recommended Operating Conditions Added the resulting supply voltage may not be sufficient to operate the Power reset. (except devices with persistent low voltage reset in internal vector mode). 39 2. Recommended Operating Conditions Added the Value and Remarks to "Power supply voltages, use an external clamping dived which limits the input voltages, use an external clamping dived which limits the input v	28		Added Vector name to Vector number 95
30 to 33 Handling Precautions Added a section 33 Handling Devices Added a section 34 Handling Devices Added the description to "3. External clock. Changed the description in "7. Turn on sequence of power supply to AD converter and nanolog inputs" 35 In this case, the voltage must not exceed AVRH or AV _{CC} (turning the analog and digital power supplies simultaneously on or of its acceptable). In this case, AVRH must not exceed AV _{CC} . Input voltage for ports shared with analog input ports also must not exceed AV _{CC} (turning the analog and digital power supplies simultaneously on or of its acceptable). Added fine description "12. Mode Fin (MD)* Added Symbols of High current port Changed the annotation "3 Input/Output voltages of standard ports depend on V _{CC} . Input/Output voltages of standard ports depend on V _{CC} . Changed the annotation "4 Note that if the 4B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltages reset in internal vector mode). 38 2. Recommended Operating Conditions Added the Value and Remarks to "Power supply voltage to maximum 6.0V. 39 39 3. DC Characteristics Added the realmants of "Smoothing capacitor at C pin" Typ: - 0, Max: 15, UF - 10, UF or 3, 9, UF Max: 15, UF - 4, 10, UF - 10, UF or 3, 9, UF Max: 15, UF - 4, 10, UF - 10, UF or 3, 9, UF Max: 15, UF - 4, 10, UF - 10, UF or 3, 9, UF Max: 15, UF - 4, 10, UF - 10, UF or 3, 9, UF Max: 15, UF - 4, 10, UF - 10, 2, 0, 3, 9, UF Max: 15, UF - 4, 10, UF - 10, 2, 0, 3, 9, UF Max: 15, UF - 4, 10, UF - 10, 2, 0, 3, 9, UF Max: 15, UF - 4, 10, UF - 10, 2, 0, 3, 9, UF Max: 15, UF - 4, 10, UF - 10, 0, 10, 3, 9, UF Max: 15, UF - 4, 10, UF	29		
35 (3) Opposite phase external clock Charged the description in 7. Turn on sequence of power supply to A/D converter and analog inputs" In this case, the voltage must not exceed AVRH or AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).	30 to 33	Handling Precautions	Added a section
35 Changed the description in "7. Tum on sequence of power supply to A/D converter and analog inputs" 35 In this case, the voltage must not exceed AVRH or AVcc (turning the analog and digital power supplies simultaneously on or of is acceptable). 36 In this case, AVRH must not exceed AVcc. Input voltage for ports shared with analog input ports also must not exceed AVcc. (turning the analog and digital power supplies simultaneously on or of is acceptable). 36 Added the description "12. Mode Pin (MD)" 36 Added the description "12. Mode Pin (MD)" 37 Added the annotation "3 36 In busices of standard power supplies simultaneously on or of is acceptable). 37 Added the description "12. Mode Pin (MD)" 38 Electrical Characteristics Added the annotation "3 1. Absolute Maximum Ratings Input/Output voltages of general I/O ports depend on Vcc. 38 Image: the annotation "4 38 Vector mode). At the H input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset. 39 2. Recommended Operating Conditions Added the Alue and Remarks to "Power supply voltage" Min: 5.5V Remarks: Maintains RAM data in stop mode 39 3. DC Characteristics Added the Value of "Smoo		Handling Devices	
35 Image: Construction of the subscription of the subscreset of the subscription of the subscreset the subscre			
36 In this case, AVRH must not exceed AVcc. Input voltage for ports shared with analog and digital power supplies simultaneously on or off is acceptable). 36 Added the description "12. Mode Pin (MD)" 37 Added Symbols of High current port 37 Changed the annotation "3 Input/Output voltages of standard ports depend on Vcc. 37 Input/Output voltages of general I/O ports depend on Vcc. 38 Changed the annotation "4 Note that if the +B input is applied during power-on, the power supply is provided from the priss and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode). 38 Added the annotation "4 Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode). 38 Added the annotation "4 The DEBUG I/F pin has only a protective diode against Vss. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages use an external clamping dide which limits the input voltage to maximum 6.0V. 39 2. Recommended Operating Conditions Added the Value and Remarks to "Power supply voltage" Min: 1.50F -> 4.70F 39 39 30. DC Characteristics Deleted "(Target value)" 39 Added the Qulue and Rem	35		(turning the analog and digital power supplies simultaneously on or off is acceptable).
36 Added the description "12. Mode Pin (MD)" 37 I. Absolute Maximum Ratings Added Symbols of High current port 37 I. Absolute Maximum Ratings Changed the annotation "3 Input/Output voltages of standard ports depend on V _{CC} . — input/Output voltages of general I/O ports depend on V _{CC} . — Changed the annotation "4 Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode). 38			In this case, AVRH must not exceed AV _{cc} . Input voltage for ports shared with analog input ports also must not exceed AV _{cc} (turning the analog and digital power supplies
37 1. Absolute Maximum Ratings 1. Changed the annotation *3 Input/Output voltages of standard ports depend on V _{cc} . → Input/Output voltages of general I/O ports depend on V _{cc} . Changed the annotation *4 Note that if the +B input is applied during power-on, the power supply is provided from the priss and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode). 38 → 38 Added the annotation *4 The DEBUG I/F pin has only a protective diode against V _{ss} . Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltage to maximum 6.0V. 39 2. Recommended Operating Conditions Added the Value and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode Changed the Value of "Smoothing capacitor at C pin" Typ: 1.0µF → 1.0µF to 3.9µF Max: 1.5µF → 4.7µF Changed the Remarks of "Smoothing capacitor at C pin" Typ: 1.0µF → 1.0µF to 3.9µF Max: 1.5µF → 4.7µF 40 3. DC Characteristics (1) Current Rating Deleted "(Target value)" from Remarks	36		
37 Input/Output voltages of standard ports depend on Vcc. <td></td> <td></td> <td></td>			
38 Input/Output voltages of general I/O ports depend on V _{cc} . Changed the annotation *4 Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode). → 38 Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset. Added the annotation *4 The DEBUG I/F pin has only a protective diode against Vss. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V. 39 2. Recommended Operating Conditions Added the Value and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode 39 39 3. DC Characteristics Deleted "(Target value)" Added ''3.9µF (Allowance within ± 20%)" 40 1. Current Rating Added the Symbol to 'Power supply current in Run modes"	37	1. Absolute Maximum Ratings	Input/Output voltages of standard ports depend on Vcc.
38 supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode). 38 → 38 Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset. Added the annotation *4 The DEBUG I/F pin has only a protective diode against Vss. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V. 39 2. Recommended Operating Conditions Added the Value and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode 39 Changed the Value of "Smoothing capacitor at C pin" Typ: 1.0µF → 1.0µF to 3.9µF 39 30 Deleted "(Target value)" Added 's.9µF (Allowance within ± 20%)" 40 (1) Current Rating Deleted "(Target value)" from Remarks			Input/Output voltages of general I/O ports depend on V _{CC} . Changed the annotation *4
38 Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset. Added the annotation *4 The DEBUG I/F pin has only a protective diode against Vss. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V. 2. Recommended Operating Conditions Added the Value and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode 39 2. Recommended Operating Conditions Added the Value of "Smoothing capacitor at C pin" Typ: 1.0µF → 1.0µF to 3.9µF Max: 1.5µF → 4.7µF 39 39 30 30 30 39 30 30 30 30 39 30 30 30 30 39 30 30 30 30 39 30 30 30 30 39 30 30 30 30 39 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30			supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).
393. DC Characteristics (1) Current RatingThe DEBUG I/F pin has only a protective diode against Vss. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.392. Recommended Operating ConditionsAdded the Value and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode Changed the Value of "Smoothing capacitor at C pin" Typ: 1.0µF → 1.0µF to 3.9µF Max: 1.5µF → 4.7µF403. DC Characteristics (1) Current RatingDeleted "(Target value)" Added the Symbol to "Power supply current in Run modes"	38		Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
$\begin{array}{c c} & \text{Min: } 2.0 \lor \\ & \text{Typ: -} \\ & \text{Max: } 5.5 \lor \\ & \text{Remarks: Maintains RAM data in stop mode} \\ & \text{Changed the Value of "Smoothing capacitor at C pin"} \\ & \text{Typ: } 1.0 \mu F \rightarrow 1.0 \mu F \text{ to } 3.9 \mu F \\ & \text{Max: } 1.5 \mu F \rightarrow 4.7 \mu F \\ & \text{Changed the Remarks of "Smoothing capacitor at C pin"} \\ & \text{Deleted "(Target value)"} \\ & \text{Added "} 3.9 \mu F (Allowance within \pm 20\%)" \\ \hline \\ & \text{40} & \text{(1) Current Rating} \\ \end{array}$			The DEBUG I/F pin has only a protective diode against V_{SS} . Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to
$\begin{array}{c} 39\\ 39\\ 40\end{array} \begin{array}{c} \text{Changed the Value of "Smoothing capacitor at C pin"}\\ \text{Typ: } 1.0\mu\text{F} \rightarrow 1.0\mu\text{F to } 3.9\mu\text{F}\\ \text{Max: } 1.5\mu\text{F} \rightarrow 4.7\mu\text{F}\\ \text{Changed the Remarks of "Smoothing capacitor at C pin"}\\ \text{Deleted "(Target value)"}\\ \text{Added "3.9\mu\text{F} (Allowance within \pm 20\%)"}\\ \text{3. DC Characteristics}\\ (1) Current Rating\end{array} \begin{array}{c} \text{Deleted "(Target value)"}\\ \text{Added the Symbol to "Power supply current in Run modes"}\\ \end{array}$		2. Recommended Operating Conditions	Added the Value and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V
Δeleted "(Target value)" Added "3.9μF (Allowance within ± 20%)" Added "3.9μF (Allowance within ± 20%)" Δeleted "(Target value)" from Remarks (1) Current Rating Added the Symbol to "Power supply current in Run modes"	39		Changed the Value of "Smoothing capacitor at C pin" Typ: $1.0\mu F \rightarrow 1.0\mu F$ to $3.9\mu F$ Max: $1.5\mu F \rightarrow 4.7\mu F$
3. DC Characteristics Deleted "(Target value)" from Remarks 40 (1) Current Rating Added the Symbol to "Power supply current in Run modes"			Deleted "(Target value)"
40 (1) Current Rating Added the Symbol to "Power supply current in Run modes"		3. DC Characteristics	
	40		



Page	Section	Change Results
		Changed the Conditions of I _{CCPLL} , I _{CCMAIN} , I _{CCSUB} in "Power supply current in Run modes" "Flash 0 wait" is added Changed the Value of "Power supply current in Run modes"
		$ I_{CCPLL} \\ TYP:28.5mA \rightarrow 28mA (T_A = +25^{\circ}C) $
		$\begin{array}{l} \text{ICCMAIN} \\ \text{TYP:5mA} \rightarrow 3.5\text{mA} (\text{T}_{\text{A}} = +25^{\circ}\text{C}) \\ \text{Max: 10mA} \rightarrow 8\text{mA} (\text{T}_{\text{A}} = +105^{\circ}\text{C}) \end{array}$
		Max: 11.5mA \rightarrow 9.5mA (T _A = +125°C) ICCSUB TYP:0.5mA \rightarrow 0.1mA (T _A = +25°C)
		Max: $6mA \rightarrow 3.3mA$ ($T_A = +105^{\circ}C$) Max: $7.5mA \rightarrow 4.8mA$ ($T_A = +125^{\circ}C$)
		Added the Symbol to "Power supply current in Sleep modes" ICCSRCH, ICCSRCL Changed the Conditions of ICCSMAIN in "Power supply current in
		Sleep modes" "SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Sleep modes"
41		$ I_{CCSPLL} \\ Typ: 10mA \rightarrow 9.5mA (T_A = +25^{\circ}C) $
		$\begin{array}{l} \text{Iccsmain} \\ \text{Typ: } 3\text{mA} \rightarrow 1.1\text{mA} (\text{T}_{\text{A}} = +25^{\circ}\text{C}) \\ \text{Max: } 8\text{mA} \rightarrow 4.7\text{mA} (\text{T}_{\text{A}} = +105^{\circ}\text{C}) \end{array}$
		Max: $9.5\text{mA} \rightarrow 6.2\text{mA}$ (T _A = +125°C) Iccssub Typ: $0.3\text{mA} \rightarrow 0.04\text{mA}$ (T _A = +25°C)
		Max: $4.5\text{mA} \rightarrow 2.7\text{mA}$ (T _A = +105°C) Max: $6\text{mA} \rightarrow 4.2\text{mA}$ (T _A = +125°C) Added the Symbol to "Power supply current in Timer modes"
42		ICCTPLL Changed the Conditions of ICCTMAIN, ICCTRCH in "Power supply
	3. DC Characteristics	current in Timer modes" "SMCR:LPMSS=0" is added Changed the Value of "Power supply current in Timer modes"
	(1) Current Rating	I _{CCTMAIN} Max: 335μ A → 330μ A (T _A = +25°C) Max: 1320μ A → 1200μ A (T _A = +105°C)
		Max: 2300µA → 2155µA (T _A = +125°C) Ісстясн
42		$\begin{array}{ll} \text{Max: } 245\mu\text{A} \to 215\mu\text{A} & (\text{T}_{\text{A}} = +25^{\circ}\text{C}) \\ \text{Max: } 1230\mu\text{A} \to 1110\mu\text{A} & (\text{T}_{\text{A}} = +105^{\circ}\text{C}) \\ \text{Max: } 2205\mu\text{A} \to 2065\mu\text{A} & (\text{T}_{\text{A}} = +125^{\circ}\text{C}) \end{array}$
		ICCTRCL Max: $105\mu A \rightarrow 75\mu A$ (T _A = +25°C) Max: $1030\mu A \rightarrow 910\mu A$ (T _A = +105°C)
		Max: $2005\mu A \rightarrow 1870\mu A$ (T _A = +125°C) Icctsub Max: $90\mu A \rightarrow 65\mu A$ (T _A = +25°C)
		Max: 1000µA → 885µA (T _A = +105°C) Max: 1980µA → 1845µA (T _A = +125°C)
		Changed the Value of "Power supply current in Stop mode" I_{CCH} Max: $90\mu A \rightarrow 60\mu A$ (T _A = +25°C)
43		$\begin{array}{l} \text{Max: } 1000\mu\text{A} \rightarrow 880\mu\text{A} (\text{T}_{\text{A}} = +105^{\circ}\text{C}) \\ \text{Max: } 1980\mu\text{A} \rightarrow 1840\mu\text{A} (\text{T}_{\text{A}} = +125^{\circ}\text{C}) \\ \text{Added the Symbol} \end{array}$
		IccFLASHPD



Page	Section	Change Results
		Changed the Value and condition of "Power supply current for active Low Voltage detector"
		lccLvD Typ: 5μA, Max: 15μA, Remarks: nothing →
		Typ: 5μA, Max: -, Remarks: T _A = +25°C Typ: -, Max: 12.5μA, Remarks: T _A = +125°C
		Changed the condition of "Flash Write/Erase current" ICCFLASH Typ: 12.5mA, Max: 20mA, Remarks: nothing
		Typ: 12.5mA, Max: -, Remarks: $T_A = +25^{\circ}C$
		Typ: -, Max: 20mA, Remarks: $T_A = +125^{\circ}C$ Changed the annotation *2
		The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. \rightarrow
		When Flash is not in Power-down / reset mode, I _{CCFLASHPD} must be added to the Power supply current. The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip
	3. DC Characteristics	Debugger" part is not included. Added the Symbol for High Drive type
44	(2) Pin Characteristics	V _{OH20} , V _{OL20} Added the Symbol for DEBUG I/F pin
	3. DC Characteristics (2) Pin Characteristics	V_{OLD} Changed the Pin name of "Input capacitance"Other thanVcc,Vss,AVcc,AVss,AVRH,AVRL,P08_m,P09_m,P10_m \rightarrow Other thanC,
45		Vcc, Vss, AVcc, AVss, AVRH, AVRL, P08_m, P09_m, P10_m Deleted the annotation "I _{OH} and I _{OL} are target value." Added the annotation "In the case of high current outputs, set "1" to the bit in the Port High Drive Register."





Page	Section	Change Results
	4. AC Characteristics (1) Main Clock Input Characteristics	Changed MAX frequency for f_{FCI} in all conditions $16 \rightarrow 8$
		Changed MIN frequency for t_{CYLH} 62.5 \rightarrow 125
46		Changed MIN, MAX and Unit for P_{WH} , P_{WL} MIN: 30 \rightarrow 55 MAX: 70 \rightarrow -
		Unit: $\% \rightarrow ns$
47	4. AC Characteristics	Added the figure (t _{CYLH}) when using the external clock Added the figure (t _{CYLL}) when using the crystal oscillator clock
48	(2) Sub Clock Input Characteristics 4. AC Characteristics	Added "RC clock stabilization time"
	(3) Built-in RC Oscillation Characteristics4. AC Characteristics	Changed the Value of "PLL input clock frequency"
	(5) Operating Conditions of PLL	Max: $16MHz \rightarrow 8MHz$ Changed the Symbol of "PLL oscillation clock frequency"
49		$\frac{f_{PLLO} \rightarrow f_{CLKVCO}}{Added Remarks to "PLL oscillation clock frequency"}$
		Added " PLL phase jitter" and the figure
	4. AC Characteristics(6) Reset Input	Added the figure for reset input time (t_{RSTL})
	4. AC Characteristics (8) USART Timing	Changed the condition (V _{CC} = AV _{CC} = 2.7V to 5.5V, V _{SS} = AV _{SS} = 0V, T _A = - 40°C to + 125°C) \rightarrow
51		(V _{CC} = AV _{CC} = 2.7V to 5.5V, V _{SS} = AV _{SS} = 0V, T_A = - 40°C to + 125°C, C_L =50pF) Changed the HARDWARE MANUAL
		"MB966B0 series HARDWARE MANUAL" → "MB96600 series HARDWARE MANUAL"
52		Changed the figure for "Internal shift clock mode"
54	4. AC Characteristics (10) I ² C timing	Added parameter, "Noise filter" and an annotation *5 for it Added tsP to the figure
	5. A/D Converter	Added "Analog impedance"
55	(1) Electrical Characteristics for the A/D	Added "Variation between channels"
	Converter	Added the annotation
56	5. A/D Converter(2) Accuracy and Setting of the A/D	Deleted the unit "[Min]" from approximation formula of Sampling time
	Converter Sampling Time	Changed the Description and the figure
	5. A/D Converter (3) Definition of A/D Converter Terms	Changed the Description and the figure "Linearity" → "Nonlinearity" "Differential linearity error"
		→ "Differential nonlinearity error"
		Changed the Description Linearity error:
57		Deviation of the line between the zero-transition point (0b000000000 \leftrightarrow ->0b000000001) and the full-scale transition point (0b111111110 \leftrightarrow ->0b111111111) from the actual conversion characteristics.
		→ Nonlinearity error: Deviation of the actual conversion characteristics from a straight line that connects the zero transition point (0b000000000 \leftarrow → 0b000000001) to the full-scale transition point (0b111111110 \leftarrow → 0b111111111).



Page	Section	Change Results
		Added the Description
		"Zero transition voltage"
		"Full scale transition voltage"
59	6. High Current Output Slew Rate	Added the item of "6. High Current Output Slew Rate"
	7. Low Voltage Detection Function	Added the Value of " Power supply voltage change rate"
	Characteristics	Max: +0.004 V/µs
		Added "Hysteresis width" (V _{HYS})
60		Added "Stabilization time" (TLVDSTAB)
		Added "Detection delay time" (t _d)
		Deleted the Remarks
		Added the annotation *1, *2
61		Added the figure for "Hysteresis width"
01		Added the figure for "Stabilization time"
	8. Flash Memory Write/Erase	Changed the Value of "Sector erase time"
	Characteristics	Added "Security Sector" to "Sector erase time"
		Changed the Parameter
		"Half word (16 bit) write time"
		\rightarrow
		"Word (16-bit) write time"
62		Changed the Value of "Chip erase time"
02		Changed the Remarks of "Sector erase time"
		Excludes write time prior to internal erase
		\rightarrow
		Includes write time prior to internal erase
		Added the Note and annotation *1
		Deleted "(targeted value)" from title " Write/Erase cycles and
00.4- 05	Evenue Characteristics	data hold time"
63 to 65	Example Characteristics	Added a section
	Ordering Information	Changed part number MCU with CAN controller
		CY96F6B6RAPMC-GSE1* \rightarrow CY96F6B6RBPMC-GSE1
		CY96F6B6RAPMC-GSE2* \rightarrow CY96F6B6RBPMC-GSE2
		Added part number
66		MCU with CAN controller
		CY96F6B5RBPMC-GSE1
		CY96F6B5RBPMC-GSE2
		MCU without CAN controller
		CY96F6B5ABPMC-GSE1
		CY96F6B5ABPMC-GSE2
Revision 1		
-	-	Company name and layout design change
Rev.*B		
-	Marketing Part Numbers changed from an	MB prefix to a CY prefix.
6, 8,	1. Product Lineup	Package description modified to JEDEC description.
64, 65	3. Pin Assignment	$FPT-100P-M20 \rightarrow LQI100$
	16. Ordering Information	
	17. Package Dimension	



Page	Section	Change Results
64	16. Ordering Information	Revised Marketing Part Numbers as follows: Before) MCU with CAN controller MB96F6B5RBPMC-GSE1 MB96F6B5RBPMC-GSE2 MB96F6B6RBPMC-GSE1 MB96F6B6RBPMC-GSE2 MCU without CAN controller MB96F6B5ABPMC-GSE2 MCU without CAN controller MB96F6B5ABPMC-GSE2 After) MCU with CAN controller CY96F6B5RBPMC-GS-UJE1 CY96F6B6RBPMC-GS-UJE1 CY96F6B6RBPMC-GS-UJE2
		MB96F6B5ABPMC-GSE1 MB96F6B5ABPMC-GSE2 After) MCU with CAN controller CY96F6B5RBPMC-GS-UJE1 CY96F6B6RBPMC-GS-UJE1

NOTE: Please see "Document History" about later revised information.



Document History

Document Title: CY966B0 Series F²MC-16FX 16-Bit Microcontroller

Document Number: 002-04721

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	KSUN	01/31/2014	Migrated to Cypress and assigned document number 002-04721 No change to document contents or format.
*A	5126730	KSUN	03/03/2016	Updated to Cypress template.
*B	6003420	MIYH		Revised the following items: Marketing Part Numbers changed from an MB prefix to a CY prefix. 1. Product Lineup 3. Pin Assignment 16. Ordering Information 17. Package Dimension For details, please see 18. Major Changes. Updated to new template. Completing Sunset Review.
*C	6578271	KSUN	05/21/2019	Updated to new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

© Cypress Semiconductor Corporation, 2014-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property grants any license under its patents, copyrights, trademarks, or other intellectual property grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software is bild of the Software products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under these claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or complication of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other distributors, and assigns harmless from and against all claims, costs, damages, and expr

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.