



**Please note that Cypress is an Infineon Technologies Company.**

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

**Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

**Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

# 4-Mbit (512K words × 8-bit) Static RAM

## Features

- High speed
  - $t_{AA} = 10$  ns
- Low active and standby currents
  - Active current:  $I_{CC} = 38$  mA typical
  - Standby current:  $I_{SB2} = 6$  mA typical
- Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- 1.0 V data retention
- TTL-compatible inputs and outputs
- Pb-free 36-pin SOJ and 44-pin TSOP II packages

## Functional Description

CY7C1049GN is a high-performance CMOS fast static RAM device organized as 512K words by 8-bits.

Data writes are performed by asserting the Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW, while providing the data on I/O<sub>0</sub> through I/O<sub>7</sub> and address on A<sub>0</sub> through A<sub>18</sub> pins.

Data reads are performed by asserting the Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) inputs LOW and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O<sub>0</sub> through I/O<sub>7</sub>).

All I/Os (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state during the following events:

- The device is deselected ( $\overline{CE}$  HIGH)
- The control signal  $\overline{OE}$  is de-asserted

The logic block diagram is on page 2.


## Product Portfolio

Product	Range	V <sub>CC</sub> Range (V)	Speed (ns) 10/15	Power Dissipation			
				Operating I <sub>CC</sub> (mA)		Standby, I <sub>SB2</sub> (mA)	
				f = f <sub>max</sub>			
				Typ <sup>[1]</sup>	Max	Typ <sup>[1]</sup>	Max
CY7C1049GN18	Industrial	1.65 V–2.2 V	15	–	40	6	8
CY7C1049GN30		2.2 V–3.6 V	10	38	45		
CY7C1049GN		4.5 V–5.5 V	10	38	45		

### Note

1. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for a V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for a V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for a V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.

**Logic Block Diagram – CY7C1049GN**



## Contents

<b>Pin Configurations</b> .....	<b>4</b>	<b>Package Diagrams</b> .....	<b>14</b>
<b>Maximum Ratings</b> .....	<b>5</b>	<b>Acronyms</b> .....	<b>15</b>
<b>Operating Range</b> .....	<b>5</b>	<b>Document Conventions</b> .....	<b>15</b>
<b>DC Electrical Characteristics</b> .....	<b>5</b>	Units of Measure .....	15
<b>Capacitance</b> .....	<b>6</b>	<b>Document History Page</b> .....	<b>16</b>
<b>Thermal Resistance</b> .....	<b>6</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>17</b>
<b>AC Test Loads and Waveforms</b> .....	<b>6</b>	Worldwide Sales and Design Support .....	17
<b>Data Retention Characteristics</b> .....	<b>7</b>	Products .....	17
<b>Data Retention Waveform</b> .....	<b>7</b>	PSoC® Solutions .....	17
<b>AC Switching Characteristics</b> .....	<b>8</b>	Cypress Developer Community .....	17
<b>Switching Waveforms</b> .....	<b>9</b>	Technical Support .....	17
<b>Truth Table</b> .....	<b>12</b>		
<b>Ordering Information</b> .....	<b>13</b>		
Ordering Code Definitions .....	13		

## Pin Configurations

Figure 1. 36-pin SOJ pinout [2]





Figure 2. 44-pin TSOP II pinout, Single Chip Enable [2]



**Note**

2. NC pins are not connected internally to the die.

## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature .....	-65 °C to +150 °C
Ambient temperature with power applied .....	-55 °C to +125 °C
Supply voltage on V <sub>CC</sub> relative to GND <sup>[3]</sup> .....	-0.5 to V <sub>CC</sub> + 0.5 V
DC voltage applied to outputs in HI-Z State <sup>[3]</sup> .....	-0.5 V to V <sub>CC</sub> + 0.5 V

DC input voltage <sup>[3]</sup> .....	-0.5 V to V <sub>CC</sub> + 0.5 V
Current into outputs (in LOW state) .....	20 mA
Static discharge voltage (MIL-STD-883, Method 3015) .....	> 2001 V
Latch-up current .....	> 140 mA

## Operating Range

Grade	Ambient Temperature	V <sub>CC</sub>
Industrial	-40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

## DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

Parameter	Description	Test Conditions	10 ns/15 ns			Unit	
			Min	Typ <sup>[4]</sup>	Max		
V <sub>OH</sub>	Output HIGH voltage	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA	1.4	-	-	V
		2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA	2	-	-	
		2.7 V to 3.0 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA	2.2	-	-	
		3.0 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA	2.4	-	-	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA	2.4	-	-	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1mA	V <sub>CC</sub> - 0.5 <sup>[5]</sup>	-	-	
V <sub>OL</sub>	Output LOW voltage	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA	-	-	0.2	V
		2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2 mA	-	-	0.4	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA	-	-	0.4	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA	-	-	0.4	
V <sub>IH</sub>	Input HIGH voltage	1.65 V to 2.2 V	-	1.4	-	V <sub>CC</sub> + 0.2 <sup>[3]</sup>	V
		2.2 V to 2.7 V	-	2	-	V <sub>CC</sub> + 0.3 <sup>[3]</sup>	
		2.7 V to 3.6 V	-	2	-	V <sub>CC</sub> + 0.3 <sup>[3]</sup>	
		4.5 V to 5.5 V	-	2	-	V <sub>CC</sub> + 0.5 <sup>[3]</sup>	
V <sub>IL</sub>	Input LOW voltage	1.65 V to 2.2 V	-	-0.2 <sup>[3]</sup>	-	0.4	V
		2.2 V to 2.7 V	-	-0.3 <sup>[3]</sup>	-	0.6	
		2.7 V to 3.6 V	-	-0.3 <sup>[3]</sup>	-	0.8	
		4.5 V to 5.5 V	-	-0.5 <sup>[3]</sup>	-	0.8	
I <sub>IX</sub>	Input leakage current	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		-1	-	+1	μA
I <sub>OZ</sub>	Output leakage current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output disabled		-1	-	+1	μA
I <sub>CC</sub>	Operating supply current	Max V <sub>CC</sub> , I <sub>OUT</sub> = 0 mA, CMOS levels	f = 100 MHz	-	38	45	mA
			f = 66.7 MHz	-	-	40	
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	Max V <sub>CC</sub> , $\overline{CE} \geq V_{IH}$ , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>		-	-	15	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	Max V <sub>CC</sub> , $\overline{CE} \geq V_{CC} - 0.2 V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V or V <sub>IN</sub> ≤ 0.2 V, f = 0		-	6	8	mA

### Notes

- V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 20 ns.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V – 2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V – 3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V – 5.5 V), T<sub>A</sub> = 25 °C.
- This parameter is guaranteed by design and not tested.

## Capacitance


Parameter [6]	Description	Test Conditions	36-pin SOJ	44-pin TSOP II	Unit
$C_{IN}$	Input capacitance	$T_A = 25\text{ }^\circ\text{C}$ , $f = 1\text{ MHz}$ , $V_{CC} = V_{CC}(\text{typ})$	10	10	pF
$C_{OUT}$	I/O capacitance		10	10	pF

## Thermal Resistance

Parameter [6]	Description	Test Conditions	36-pin SOJ	44-pin TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.52	68.85	$^\circ\text{C/W}$
$\Theta_{JC}$	Thermal resistance (junction to case)		31.48	15.97	$^\circ\text{C/W}$


## AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms [7]




\* Capacitive load consists of all components of the test environment

High-Z Characteristics:



\* Including jig and scope



Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	$\Omega$
R2	1538	351	351	$\Omega$
$V_{TH}$	0.9	1.5	1.5	V
$V_{HIGH}$	1.8	3	3	V

### Notes

- Tested initially and after any design or process changes that may affect these parameters.
- Full-device AC operation assumes a 100- $\mu\text{s}$  ramp time from 0 to  $V_{CC(\text{min})}$  and a 100- $\mu\text{s}$  wait time after  $V_{CC}$  stabilization.


### Data Retention Characteristics

Over the operating range of -40 °C to 85 °C

Parameter	Description	Conditions	Min	Max	Unit
$V_{DR}$	$V_{CC}$ for data retention		1	-	V
$I_{CCDR}$	Data retention current	$V_{CC} = 1.2\text{ V}$ , $\overline{CE} \geq V_{CC} - 0.2\text{ V}$ <sup>[8]</sup> , $V_{IN} \geq V_{CC} - 0.2\text{ V}$ , or $V_{IN} \leq 0.2\text{ V}$	-	8	mA
$t_{CDR}$ <sup>[9]</sup>	Chip deselect to data retention time		0	-	ns
$t_R$ <sup>[8, 9]</sup>	Operation recovery time	$V_{CC} \geq 2.2\text{ V}$	10	-	ns
		$V_{CC} < 2.2\text{ V}$	15	-	ns

### Data Retention Waveform

Figure 4. Data Retention Waveform <sup>[8]</sup>



**Notes**

- 8. Full-device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \geq 100\ \mu\text{s}$  or stable at  $V_{CC(min)} \geq 100\ \mu\text{s}$ .
- 9. These parameters are guaranteed by design.



## AC Switching Characteristics

Over the operating range of  $-40\text{ }^{\circ}\text{C}$  to  $85\text{ }^{\circ}\text{C}$

Parameter <sup>[10]</sup>	Description	10 ns		15 ns		Unit
		Min	Max	Min	Max	
<b>Read Cycle</b>						
$t_{RC}$	Read cycle time	10	–	15	–	ns
$t_{AA}$	Address to data	–	10	–	15	ns
$t_{OHA}$	Data hold from address change	3	–	3	–	ns
$t_{ACE}$	$\overline{CE}$ LOW to data	–	10	–	15	ns
$t_{DOE}$	$\overline{OE}$ LOW to data	–	4.5	–	8	ns
$t_{LZOE}$	$\overline{OE}$ LOW to low impedance <sup>[11]</sup>	0	–	0	–	ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High-Z <sup>[11]</sup>	–	5	–	8	ns
$t_{LZCE}$	$\overline{CE}$ LOW to low impedance <sup>[11]</sup>	3	–	3	–	ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High-Z <sup>[11]</sup>	–	5	–	8	ns
$t_{PU}$	$\overline{CE}$ LOW to power-up <sup>[12, 13]</sup>	0	–	0	–	ns
$t_{PD}$	$\overline{CE}$ HIGH to power-down <sup>[12, 13]</sup>	–	10	–	15	ns
<b>Write Cycle <sup>[13, 14]</sup></b>						
$t_{WC}$	Write cycle time	10	–	15	–	ns
$t_{SCE}$	$\overline{CE}$ LOW to write end	7	–	12	–	ns
$t_{AW}$	Address setup to write end	7	–	12	–	ns
$t_{HA}$	Address hold from write end	0	–	0	–	ns
$t_{SA}$	Address setup to write start	0	–	0	–	ns
$t_{PWE}$	$\overline{WE}$ pulse width	7	–	12	–	ns
$t_{SD}$	Data setup to write end	5	–	8	–	ns
$t_{HD}$	Data hold from write end	0	–	0	–	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to low impedance <sup>[11]</sup>	3	–	3	–	ns
$t_{HZWE}$	$\overline{WE}$ LOW to High-Z <sup>[11]</sup>	–	5	–	8	ns

### Notes

10. Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for  $V_{CC} \geq 3\text{ V}$ ) and  $V_{CC}/2$  (for  $V_{CC} < 3\text{ V}$ ), and input pulse levels of 0 to 3 V (for  $V_{CC} \geq 3\text{ V}$ ) and 0 to  $V_{CC}$  (for  $V_{CC} < 3\text{ V}$ ). Test conditions for the read cycle use output loading, as shown in part (a) of Figure 3 on page 6, unless specified otherwise.
11.  $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZWE}$ ,  $t_{LZOE}$ ,  $t_{LZCE}$ , and  $t_{LZWE}$  are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 3 on page 6. Transition is measured  $\pm 200\text{ mV}$  from steady state voltage.
12. These parameters are guaranteed by design and are not tested.
13. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
14. The minimum write cycle pulse width in Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW) should be equal to sum of  $t_{DS}$  and  $t_{HZWE}$ .

### Switching Waveforms

Figure 5. Read Cycle No. 1 (Address Transition Controlled) [15, 16]





Figure 6. Read Cycle No. 2 ( $\overline{OE}$  Controlled) [15, 16]



**Notes**

- 15.  $\overline{WE}$  is HIGH for the read cycle.
- 16. Address valid prior to or coincident with  $\overline{CE}$  LOW transition.

Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled) [17, 18]





Figure 8. Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [17, 18, 19]




Notes

- 17. The internal write time of the memory is defined by the overlap of  $\overline{\text{WE}} = V_{IL}$ ,  $\overline{\text{CE}} = V_{IL}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 18. Data I/O is in HI-Z state if  $\overline{\text{CE}} = V_{IH}$ , or  $\overline{\text{OE}} = V_{IH}$ .
- 19. The minimum write cycle pulse width should be equal to sum of  $t_{SD}$  and  $t_{HZWE}$ .

Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 ( $\overline{WE}$  Controlled) [20, 21, 22]



Notes

- 20. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 21. Data I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ .
- 22. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 23. During this period the I/Os are in output state. Do not apply input signals.

**Truth Table**

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	I/O <sub>0</sub> -I/O <sub>7</sub>	Mode	Power
H	X <sup>[24]</sup>	X <sup>[24]</sup>	HI-Z	Power down	Standby (I <sub>SB</sub> )
L	L	H	Data out	Read all bits	Active (I <sub>CC</sub> )
L	X	L	Data in	Write all bits	Active (I <sub>CC</sub> )
L	H	H	HI-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )


**Note**

24. The input voltage levels on these pins should be either at V<sub>IH</sub> or V<sub>IL</sub>.

**Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
10	2.2 V–3.6 V	CY7C1049GN30-10ZSXI	51-85087	44-pin TSOP II	Industrial
		CY7C1049GN30-10ZSXIT	51-85087	44-pin TSOP II, Tape and Reel	
		CY7C1049GN30-10VXI	51-85090	36-pin Molded SOJ	
		CY7C1049GN30-10VXIT	51-85090	36-pin Molded SOJ, Tape and Reel	
	4.5 V–5.5 V	CY7C1049GN-10VXI	51-85090	36-pin Molded SOJ	
		CY7C1049GN-10VXIT	51-85090	36-pin Molded SOJ, Tape and Reel	

**Ordering Code Definitions**



Package Diagrams

Figure 10. 44-pin TSOP Z44-II Package Outline, 51-85087





Figure 11. 36-pin SOJ V36.4 (Molded) Package Outline, 51-85090



## Acronyms

Acronym	Description
$\overline{\text{BHE}}$	byte high enable
$\overline{\text{BLE}}$	byte low enable
$\overline{\text{CE}}$	chip enable
CMOS	complementary metal oxide semiconductor
I/O	input/output
$\overline{\text{OE}}$	output enable
SRAM	static random access memory
TSOP	thin small outline package
TTL	transistor-transistor logic
VFBGA	very fine-pitch ball grid array
$\overline{\text{WE}}$	write enable

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
°C	Degrees Celsius
MHz	megahertz
μA	microamperes
μs	microseconds
mA	milliamperes
mm	millimeter
ns	nanoseconds
Ω	ohms
%	percent
pF	picofarads
V	volts
W	watts



Document History Page

Document Title: CY7C1049GN, 4-Mbit (512K words × 8-bit) Static RAM Document Number: 002-10613				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	5074703	NILE	01/06/2016	New data sheet.
*A	5082587	NILE	01/12/2016	Updated <a href="#">Logic Block Diagram – CY7C1049GN</a> . Updated <a href="#">Ordering Information</a> : Updated part numbers.
*B	5437570	NILE	09/15/2016	Updated <a href="#">DC Electrical Characteristics</a> : Removed details of $V_{OH}$ parameter corresponding to “2.7 V to 3.6 V” and Test Condition “ $V_{CC} = \text{Min}$ , $I_{OH} = -4.0 \text{ mA}$ ”. Added details of $V_{OH}$ parameter corresponding to “2.7 V to 3.0 V” and Test Condition “ $V_{CC} = \text{Min}$ , $I_{OH} = -4.0 \text{ mA}$ ”. Added details of $V_{OH}$ parameter corresponding to “3.0 V to 3.6 V” and Test Condition “ $V_{CC} = \text{Min}$ , $I_{OH} = -4.0 \text{ mA}$ ”. Changed minimum value of $V_{IH}$ parameter corresponding to “4.5 V to 5.5 V” from 2.2 V to 2 V. Updated Note 3 (Replaced “2 ns” with “20 ns”). Updated <a href="#">Ordering Information</a> : Updated part numbers. Updated to new template.
*C	5966829	NILE	11/14/2017	Updated <a href="#">Switching Waveforms</a> : Updated <a href="#">Figure 6</a> . Updated <a href="#">Figure 7</a> . Updated <a href="#">Figure 8</a> . Updated <a href="#">Figure 9</a> . Updated to new template. Completing Sunset Review.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

#### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

---

© Cypress Semiconductor Corporation, 2016-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.