

### N-channel 600 V, 7.3 Ω typ., 1 A SuperMESH™ Power MOSFET in an IPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	VDS	R <sub>DS(on)</sub> max.	ΙD	Ртот
STD1NK60-1	600 V	8.5 Ω	1 A	30 W

- Extremely high dv/dt capability
- ESD improved capability
- 100% avalanche tested
- Gate charge minimized

### Applications

- Low power battery chargers
- Swith mode low power supplies (SMPS)
- Low power, ballast, CFL (compact fluorescent lamps)

### Description

This high voltage device is an N-channel Power MOSFET developed using the SuperMESH™ technology by STMicroelectronics, an optimization of the well-established PowerMESH™. In addition to a significant reduction in on-resistance, this device is designed to ensure a high level of dv/dt capability for the most demanding applications.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STD1NK60-1	D1NK60	IPAK	Tube

DocID030308 Rev 1

This is information on a product in full production.

#### Contents

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	IPAK (TO-251) type A package information	10
	4.2	IPAK (TO-251) type C package information	12
5	Revisio	n history	14



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	600	V
V <sub>DGR</sub>	Drain-gate voltage ( $R_{GS}$ = 20 k $\Omega$ )	600	V
Vgs	Gate-source voltage	±30	V
ID	Drain current (continuous) at Tc = 25 °C	1.0	Α
ID	Drain current (continuous) at T <sub>C</sub> = 100 °C	0.63	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	4	А
Ртот	Total dissipation at $T_c = 25 \ ^{\circ}C$	30	W
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by T <sub>jmax</sub> )	1	А
Eas	Single pulse avalanche energy (starting $T_j$ = 25 °C, $I_D$ = $I_{AR}$ , $V_{DD}$ = 50 V)	25	mJ
dv/dt (2)	Peak diode recovery voltage slope	3	V/ns
Tj	Operating junction temperature range	55 to 150	°C
T <sub>stg</sub>	Storage temperature range	- 55 to 150	

#### Notes:

<sup>(1)</sup>Pulse width limited by safe operating area.

 $^{(2)}I_{SD} \leq$  1.0 A, di/dt  $\leq$  100 A/µs; V\_DD  $\leq$  V(BR)DSS, TJ  $\leq$  TJMAX

Table	3:	Thermal	data
-------	----	---------	------

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	4.2	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	100	°C/W



 $T_C = 25$  ° C unless otherwise specified

Table 4: On/off-state						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 V$ , $I_D = 1 mA$	600			V
		$V_{GS} = 0 V, V_{DS} = 600 V$			1	μA
I <sub>DSS</sub> Zero gate voltage drain current	<b>u</b>	$V_{GS} = 0 V, V_{DS} = 600 V$ T <sub>c</sub> = 125 °C <sup>(1)</sup>			50	μA
I <sub>GSS</sub>	Gate body leakage current	$V_{DS}$ =0 V, $V_{GS}$ = ±30 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	2.25	3	3.7	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 0.5 \text{ A}$		7.3	8.5	Ω

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

#### Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	156	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	23.5	-	pF
Crss	Reverse transfer capacitance	· · · · · · · · · · · · · · · · · · ·	-	3.8	-	pF
Qg	Total gate charge	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 1 A	-	7	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	1.1	-	nC
$Q_{gd}$	Gate-drain charge	(see Figure 16: "Test circuit for gate charge behavior")	-	3.7	-	nC

#### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}\text{=}$ 300 V, $I_{D}$ = 0.5 A, $R_{G}$ = 4.7 $\Omega$	-	6.5	-	ns
tr	Rise time	V <sub>GS</sub> = 10 V	-	5	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 15: "Test circuit for resistive load switching times" and	-	19	-	ns
tf	Fall time	Figure 20: "Switching time waveform")	-	25	-	ns




	Table 7: Source-drain diode							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
Isd	Source-drain current		-		1	А		
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		4	А		
Vsd <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 1.0 A, V <sub>GS</sub> = 0 V	-		1.6	V		
trr	Reverse recovery time	$I_{SD} = 1.0 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	140		ns		
Qrr	Reverse recovery charge	V <sub>DD</sub> = 25 V (see <i>Figure 17: "Test circuit for</i>	-	240		nC		
Irrm	Reverse recovery current	inductive load switching and diode recovery times")	-	3.3		А		
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 1.0 A, di/dt = 100 A/µs,	-	229		ns		
Qrr	Reverse recovery charge	$V_{DD} = 25 \text{ V}, \text{ T}_{j} = 150 ^{\circ}\text{C}$ (see Figure 17: "Test circuit for	-	377		nC		
Irrm	Reverse recovery current	inductive load switching and diode recovery times")	-	3.3		А		


#### Notes:


 $^{(1)}\mbox{Pulse}$  width limited by safe operating area

 $^{(2)}\text{Pulsed:}$  pulse duration = 300  $\mu$  s, duty cycle 1.5%












DocID030308 Rev 1



#### **Electrical characteristics**








DocID030308 Rev 1

57


#### STD1NK60-1





DocID030308 Rev 1



### 3 Test circuits










### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

### 4.1 IPAK (TO-251) type A package information







D-1			Package information
	Table 8: IPAK (TO-251) typ	e A package mechanical	
Dim.		mm	
Dim.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
b	0.64		0.90
b2			0.95
b4	5.20		5.40
B5		0.30	
с	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
E	6.40		6.60
е		2.28	
e1	4.40		4.60
Н		16.10	
L	9.00		9.40
L1	0.80		1.20
L2		0.80	1.00
V1		10°	



### 4.2 IPAK (TO-251) type C package information







Package information

Table 9: IPAK (TO-251) type C package mechanical data						
Dim.		mm				
Dim.	Min.	Тур.	Max.			
А	2.20	2.30	2.35			
A1	0.90	1.00	1.10			
b	0.66		0.79			
b2			0.90			
b4	5.23	5.33	5.43			
с	0.46		0.59			
c2	0.46		0.59			
D	6.00	6.10	6.20			
D1	5.20	5.37	5.55			
E	6.50	6.60	6.70			
E1	4.60	4.78	4.95			
е	2.20	2.25	2.30			
e1	4.40	4.50	4.60			
Н	16.18	16.48	16.78			
L	9.00	9.30	9.60			
L1	0.90	1.00	1.20			
L2	0.90	1.08	1.25			
θ1	3°	5°	7°			
θ2	1°	3°	5°			



### 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
09-Feb-2017	1	First release.



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

