

**General Description**

The CMSA75N68 uses advanced trench technology to provide excellent RDS (ON), low gate charge and minimize the loss of power conversion applications. This device is suitable to be used as the low side FET in SMPS, load switching and general purpose.

**Features**

- RDS(ON)<9.6mΩ @ VGS=10V
- 100% avalanche tested
- Conduction losses reduced
- Switching losses reduced

**Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units
V <sub>DS</sub>	Drain-Source Voltage	68	V
V <sub>GS</sub>	Gate-Source Voltage	±20	V
I <sub>D</sub> @T <sub>C</sub> =25°C	Continuous Drain Current	50	A
EAS	Single Pulse Avalanche Energy	90	mJ
I <sub>DM</sub>	Pulsed Drain Current	150	A
P <sub>D</sub> @T <sub>C</sub> =25°C	Total Power Dissipation	45	W
T <sub>STG</sub>	Storage Temperature Range	-55 to 150	°C
T <sub>J</sub>	Operating Junction Temperature Range	-55 to 150	°C

**Thermal Data**

Symbol	Parameter	Typ.	Max.	Unit
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	---	42	°C/W
R <sub>θJC</sub>	Thermal Resistance Junction -Case	---	3.2	°C/W

**Product Summary**

BVDSS	RDS(on)	ID
68V	9.0mΩ	50A

**Applications**

- DC/DC Converters in Computing, Servers, and POL
- Isolated DC/DC Converters in Telecom and Industrial

**DFN-8 5x6 Pin Configuration**

Type	Package	Marking
CMSA75N68	DFN-8 5*6	CMSA75N68

## N-Channel Enhancement Mode Field Effect Transistor

Electrical Characteristics ( $T_J=25^\circ\text{C}$  , unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$ , $I_D=250\mu\text{A}$	68	---	---	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}}=10\text{V}$ , $I_D=20\text{A}$	---	---	9.0	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$ , $I_D=250\mu\text{A}$	2.0	---	4.0	V
$I_{\text{DSS}}$	Drain-Source Leakage Current	$V_{\text{DS}}=68\text{V}$ , $V_{\text{GS}}=0\text{V}$	---	---	1	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$ , $V_{\text{DS}}=0\text{V}$	---	---	$\pm 100$	nA
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=10\text{V}$ , $I_D=20\text{A}$	---	16	---	S
$Q_g$	Total Gate Charge	$V_{\text{DS}}=30\text{V}$ , $I_D=25\text{A}$ $V_{\text{GS}}=4.5\text{V}$	---	5	---	nC
$Q_{\text{gs}}$	Gate-Source Charge		---	3	---	
$Q_{\text{gd}}$	Gate-Drain Charge		---	1	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DS}}=30\text{V}$ , $V_{\text{GS}}=4.5\text{V}$ , $I_D=25\text{A}$ $R_{\text{GEN}}=2.5\Omega$	---	10	---	ns
$T_r$	Rise Time		---	51	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	14	---	
$T_f$	Fall Time		---	4	---	
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=30\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	---	3500	---	pF
$C_{\text{oss}}$	Output Capacitance		---	450	---	
$C_{\text{rss}}$	Reverse Transfer Capacitance		---	11	---	

## Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$I_S$	Diode continuous forward current	$V_G=V_D=0\text{V}$ , Force Current	---	---	50	A
$I_{\text{SM}}$	Pulsed Source Current		---	---	150	A
$V_{\text{SD}}$	Diode Forward Voltage	$V_{\text{GS}}=0\text{V}$ , $I_S=28\text{A}$ , $T_J=25^\circ\text{C}$	---	---	1.2	V







Note:

This product has been designed and qualified for the consumer market.

CMOS assumes no liability for customers' product design or applications.

CMOS reserves the right to improve product design, functions and reliability without notice.

### N-Channel Enhancement Mode Field Effect Transistor



## N-Channel Enhancement Mode Field Effect Transistor

