



MDD15N10D


100V N-Channel Enhancement Mode MOSFET

$V_{(BR)DSS}$	$R_{DS(on)}\text{Max}$	$I_D \text{ Max}$
100V	110mΩ@10V	15A
	120mΩ@4.5V	

Features

- Trench Power MV MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

TO-252




1. Gate
2. Drain
3. Source

Application


- DC-DC Converters
- Power management functions

Marking



XXX: Date Code

Equivalent Circuit



Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	15	A
Pulsed Drain Current (Note 1)	I_{DM}	60	A
Avalanche Energy Single Pulsed (Note 2)	E_{AS}	9	mJ
Power Dissipation	P_D	28	W
Thermal Resistance Junction-to-Case (Note 3)	$R_{\theta JC}$	4.4	$^\circ\text{C} / \text{W}$
Junction Temperature	T_J	150	$^\circ\text{C}$
Storage Temperature	T_{stg}	-50 ~ +150	$^\circ\text{C}$

Notes: 1.Pulse Test: Pulse Width≤300us,Duty cycle ≤2%.

2. $T_j=25^\circ\text{C}$, $V_{DD}=50\text{V}$, $V_G=10\text{V}$, $L=0.5\text{mH}$, $I_{AS}=6\text{A}$

3. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design, while $R_{\theta JA}$ is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.



MDD15N10D

100V N-Channel Enhancement Mode MOSFET

T_a = 25°C unless otherwise specified

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	100	--	--	V
I _{DS}	Drain-Source Leakage Current	V _{DS} =100V, V _{GS} =0V	--	--	1	uA
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V, V _{DS} =0V	--	--	±100	nA
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.1	1.8	2.5	V
R _{DS(ON)}	Drain-Source On-State Resistance	V _{GS} =10V, I _D =10A	--	95	110	mΩ
		V _{GS} =4.5V, I _D =8A	--	100	120	mΩ

Dynamic Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
C _{iss}	Input Capacitance	V _{DS} =50V V _{GS} =0V f=1MHz	--	1070	--	pF
C _{oss}	Output Capacitance		--	33	--	pF
C _{rss}	Reverse Transfer Capacitance		--	30	--	pF
Q _g	Total Gate Charge	V _{DS} =50V, V _{GS} =10V, I _D =10A (Note1,2)	--	26	--	nC
Q _{gs}	Gate Source Charge		--	5.4	--	nC
Q _{gd}	Gate Drain Charge		--	5.8	--	nC

Switching Characteristics







Symbol	Parameter	Condition	Min	Typ	Max	Unit
t _{d(on)}	Turn on Delay Time	V _{DS} =50V, V _{GS} =10V, R _G =3Ω (Note1,2)	--	7	--	ns
t _r	Turn on Rise Time		--	24	--	ns
t _{d(off)}	Turn Off Delay Time		--	24	--	ns
t _f	Turn Off Fall Time		--	31	--	ns




Source Drain Diode Characteristics









Symbol	Parameter	Condition	Min	Typ	Max	Unit
I _{SD}	Source drain current(Body Diode)		--	--	15	A
I _{SM}	Pulsed Current		--	--	60	A
V _{SD}	Drain-Source Diode Forward Voltage	I _S =15A, V _{GS} =0V	--	0.8	1.2	V
t _{rr}	Body Diode Reverse Recovery Time	I _F =10A, dI/dt=100A/μs	--	40	--	ns
Q _{rr}	Body Diode Reverse Recovery Charge		--	30.1	--	nC

Notes: 1.Pulse test ; Pulse width 300us, duty cycle 2%.


2.Essentially independent of operating temperature.

■ Typical Performance Characteristics

Figure 1. Output Characteristics

Figure 2. Transfer Characteristics

Figure 3. On-Resistance vs. Drain Current and Gate Voltage

Figure 4. On-Resistance vs. Junction Temperature

Figure 5. Capacitance Characteristics

Figure 6. Gate Charge


Figure 7. Safe Operation Area

Figure 8. Maximum Continuous Drain Current vs Case Temperature

Figure 9. Normalized Maximum Transient Thermal Impedance


Resistive Switching Test Circuit & Waveforms

Diode Recovery Test Circuit & Waveforms

Gate Charge Test Circuit & Waveform

Unclamped Inductive Switching (UIS) Test Circuit & Waveforms


Outline Drawing

TO-252 Package Outline Dimensions


TO-252(D-PAK) mechanical data

UNIT	A	B	b	C	D	E	F	G	H	L	L1	L2	L3	S	M	N	J	K	T	
mm	max	6.7	5.5	0.8	2.5	6.3	0.6	1.8	2.29 TYPICAL	0.55	3.1	1.2	1.0	1.75	0.1	1.8 TYPICAL	1.3 TYPICAL	3.16 ref.	1.80 ref.	4.83 ref.
	min	6.3	5.1	0.3	2.1	5.9	0.4	1.3		0.45	2.7	0.8	0.6	1.40	0.0					
mil	max	264	217	31	98	248	24	71	90 TYPICAL	22	122	47	39	69	4	71 TYPICAL	51 TYPICAL	124 ref.	71 ref.	190 ref.
	min	248	201	12	83	232	16	51		18	106	31	24	55	0					

Suggested Pad Layout



Note:

1. Controlling dimension: in millimeters.
2. General tolerance: ± 0.05 mm.
3. The pad layout is for reference purposes only.