

GENERAL DESCRIPTION

Glass passivated, sensitive gate triacs in a plastic envelope, suitable for surface mounting, intended for use in general purpose bidirectional switching and phase control applications, where high sensitivity is required in all four quadrants.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	MAX.	UNIT
V_{DRM}	BT136S (or BT136M)-Repetitive peak off-state voltages	500E 500	600E 600	800E 800	V
$I_{T(RMS)}$ I_{TSM}	RMS on-state current Non-repetitive peak on-state current	4 25	4 25	4 25	A A


PINNING - TO-252

PIN NUMBER	Standard S	Alternative M
1	MT1	gate
2	MT2	MT2
3	gate	MT1
tab	MT2	MT2

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System .

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.			UNIT
				-500 500 ¹	-600 600 ¹	-800 800	
V_{DRM}	Repetitive peak off-state voltages		-				V
$I_{T(RMS)}$ I_{TSM}	RMS on-state current Non-repetitive peak on-state current	full sine wave; $T_{mb} \leq 107^\circ C$ full sine wave; $T_j = 25^\circ C$ prior to surge $t = 20$ ms $t = 16.7$ ms $t = 10$ ms $I_{TM} = 6$ A; $I_G = 0.2$ A; $dI_G/dt = 0.2$ A/ μ s	-		4		A
I^2t dI_T/dt	I^2t for fusing Repetitive rate of rise of on-state current after triggering		-	25			A
			-	27			A
			-	3.1			A^2s
I_{GM}	Peak gate current		T2+ G+	-	50		A/ μ s
V_{GM}	Peak gate voltage		T2+ G-	-	50		A/ μ s
P_{GM}	Peak gate power		T2- G-	-	50		A/ μ s
$P_{G(AV)}$	Average gate power	over any 20 ms period	T2- G+	-	10		A/ μ s
T_{stg}	Storage temperature		-	-	2		A
T_j	Operating junction temperature		-	-	5		V
			-	-	5		W
			-	-	0.5		W
			-40	-	150		$^\circ$ C
			-	-	125		$^\circ$ C

¹ Although not recommended, off-state voltages up to 800V may be applied without damage, but the triac may switch to the on-state. The rate of rise of current should not exceed 3 A/ μ s.



BT136S/M Series E

Triacs sensitive gate

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j\text{-}mb}$	Thermal resistance junction to mounting base	full cycle half cycle	-	-	3.0 3.7	K/W K/W
$R_{th\ j\text{-}a}$	Thermal resistance junction to ambient	pcb (FR4) mounted; footprint as in Fig.14	-	75	-	K/W

STATIC CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{GT}	Gate trigger current	$V_D = 12\text{ V}; I_T = 0.1\text{ A}$	-	2.5	10	mA
		$T2+ G+$	-	4.0	10	mA
		$T2+ G-$	-	5.0	10	mA
		$T2- G-$	-	11	25	mA
I_L	Latching current	$V_D = 12\text{ V}; I_{GT} = 0.1\text{ A}$	-	3.0	15	mA
		$T2+ G+$	-	10	20	mA
		$T2+ G-$	-	2.5	15	mA
		$T2- G-$	-	4.0	20	mA
I_H V_T V_{GT}	Holding current On-state voltage Gate trigger voltage	$V_D = 12\text{ V}; I_{GT} = 0.1\text{ A}$	-	2.2	15	mA
		$I_T = 5\text{ A}$	-	1.4	1.70	V
		$V_D = 12\text{ V}; I_T = 0.1\text{ A}$	-	0.7	1.5	V
		$V_D = 400\text{ V}; I_T = 0.1\text{ A}; T_j = 125^\circ\text{C}$	0.25	0.4	-	V
I_D	Off-state leakage current	$V_D = V_{DRM(\text{max})}; T_j = 125^\circ\text{C}$	-	0.1	0.5	mA

DYNAMIC CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
dV_D/dt	Critical rate of rise of off-state voltage	$V_{DM} = 67\% V_{DRM(\text{max})}; T_j = 125^\circ\text{C};$ exponential waveform; gate open circuit	-	50	-	V/ μs
t_{gt}	Gate controlled turn-on time	$I_{TM} = 6\text{ A}; V_D = V_{DRM(\text{max})}; I_G = 0.1\text{ A};$ $di_G/dt = 5\text{ A}/\mu\text{s}$	-	2	-	μs




Fig.1. Maximum on-state dissipation, P_{tot} , versus rms on-state current, $I_{T(RMS)}$, where α = conduction angle.




Fig.4. Maximum permissible rms current $I_{T(RMS)}$, versus mounting base temperature T_{mb} .




Fig.2. Maximum permissible non-repetitive peak on-state current I_{TSM} , versus pulse width t_p , for sinusoidal currents, $t_p \leq 20ms$.




Fig.5. Maximum permissible repetitive rms on-state current $I_{T(RMS)}$, versus surge duration, for sinusoidal currents, $f = 50$ Hz; $T_{mb} \leq 107^\circ C$.




Fig.3. Maximum permissible non-repetitive peak on-state current I_{TSM} , versus number of cycles, for sinusoidal currents, $f = 50$ Hz.




Fig.6. Normalised gate trigger voltage $V_{GT}(T_j)/V_{GT}(25^\circ C)$, versus junction temperature T_j .




Fig.7. Normalised gate trigger current $I_{GT}(T_j)/I_{GT}(25^\circ\text{C})$, versus junction temperature T_j .




Fig.10. Typical and maximum on-state characteristic.




Fig.8. Normalised latching current $I_L(T_j)/I_L(25^\circ\text{C})$, versus junction temperature T_j .




Fig.11. Transient thermal impedance $Z_{th,j-mb}$, versus pulse width t_p .




Fig.9. Normalised holding current $I_H(T_j)/I_H(25^\circ\text{C})$, versus junction temperature T_j .




Fig.12. Typical, critical rate of rise of off-state voltage, dV_D/dt versus junction temperature T_j .

MECHANICAL DATA

Dimensions in mm

Net Mass: 1.1 g




Fig.13. TO-252: centre pin connected to tab.

MOUNTING INSTRUCTIONS

Dimensions in mm




Fig.14. TO-252: minimum pad sizes for surface mounting.

Notes

1. Plastic meets UL94 V0 at 1/8".