



HD60N08 / HU60N08 80V N-Channel MOSFET

$BV_{DSS} = 80V$
 $R_{DS(on)} = 13\text{ m}\Omega$
 $I_D = 60\text{ A}$



FEATURES

- Originative New Design
- Superior Avalanche Rugged Technology
- Robust Gate Oxide Technology
- Very Low Intrinsic Capacitances
- Excellent Switching Characteristics
- Unrivalled Gate Charge : 40 nC (Typ.)
- Extended Safe Operating Area
- Lower $R_{DS(ON)}$: 0.013 Ω (Typ.) @ $V_{GS}=10V$
- 100% Avalanche Tested

Absolute Maximum Ratings $T_C=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Value	Units
V_{DSS}	Drain-Source Voltage	80	V
I_D	Drain Current – Continuous ($T_C = 25^\circ\text{C}$)	60	A
	Drain Current – Continuous ($T_C = 100^\circ\text{C}$)	41	A
I_{DM}	Drain Current – Pulsed (Note 1)	100	A
V_{GS}	Gate-Source Voltage	± 20	V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)	290	mJ
I_{AR}	Avalanche Current (Note 1)	60	A
E_{AR}	Repetitive Avalanche Energy (Note 1)	12	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	7.0	V/ns
P_D	Power Dissipation ($T_A = 25^\circ\text{C}$)*	3.75	W
	Power Dissipation ($T_C = 25^\circ\text{C}$)	85	W
	- Derate above 25°C	0.8	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ\text{C}$

Thermal Resistance Characteristics

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	1.0	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-Ambient*	--	40	
$R_{\theta JA}$	Junction-to-Ambient	--	62.5	

* When mounted on the minimum pad size recommended (PCB Mount)



80V_{DS}/±25V_{GS}/80A(I_D) N-Channel Enhancement Mode MOSFET
N-Channel Enhancement Mode MOSFET2
Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	80	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =80V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =40A	-	13	16	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =40A	30	-	-	S
Dynamic Characteristics ^(Note 4)						
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, F=1.0MHz	-	2498	-	PF
Output Capacitance	C _{oss}		-	185	-	PF
Reverse Transfer Capacitance	C _{rss}		-	80	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =30V, I _D =2A, R _L =1Ω V _{GS} =10V, R _{GEN} =3Ω	-	12	-	nS
Turn-on Rise Time	t _r		-	5.2	-	nS
Turn-Off Delay Time	t _{d(off)}		-	38	-	nS
Turn-Off Fall Time	t _f		-	27	-	nS
Total Gate Charge	Q _g	V _{DS} =30V, I _D =40A, V _{GS} =10V	-	36	-	nC
Gate-Source Charge	Q _{gs}		-	9.9	-	nC
Gate-Drain Charge	Q _{gd}		-	6.6	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V _{SD}	V _{GS} =0V, I _S =40A	-	-	1.2	V
Diode Forward Current ^(Note 2)	I _S		-	-	90	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, IF = 40A di/dt = 100A/μs ^(Note 3)	-	35		nS
Reverse Recovery Charge	Q _{rr}		-	47		nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. E_{AS} condition: T_j=25°C, V_{DD}=30V, V_G=10V, L=0.5mH, R_g=25Ω

Test circuit
1) E_{AS} test Circuits

2) Gate charge test Circuit

3) Switch Time Test Circuit


Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 ID Current- JunctionTemperature





Figure 11 Normalized Maximum Transient Thermal Impedance

Package Dimension

TO-252



Package Dimension

TO-251

