


Package Mark and Order Information

Device	Package	Temperature range	Packaging Type	Purchase Contact
LA7101	SOP8	-40 to 150°C	T/R 3000pcs/roll	sales@latticeart.com


Pin Diagram



Pin Description

Pin No.	Symbol	Pin Description
1	VCC	Power supply for low side and logic
2	HIN	Logic input for high side gate driver
3	LIN	Logic input for low side gate driver
4	GND	Ground pin
5	LO	Low side gate driver output
6	SW	SW phase output
7	HO	High side gate driver output
8	BST	High side floating supply

Block Diagram





Absolute Maximum Ratings (note 1)

T_j=25°C, unless otherwise specified.

Symbol	Definition	Ratings	Unit
BST	High side floating supply voltage	625	V
SW	High side floating supply offset voltage	BST-25	V
V _{HO}	High side floating output voltage	SW-0.3 to BST+0.3	V
VCC	Low side and logic supply voltage	25	V
V _{LO}	Low side output voltage	VCC+0.3	V
HIN, LIN	Input logic voltage	20	V
dV _{sw} /dt	Allowable offset supply voltage transient	50	V/ns
T _{STG}	Storage temperature	-55 to 150	°C
T _j	Junction temperature	-40 to +150	°C
R _{th(j-c)}	Junction to case thermal resistance	200	°C/W
P _D	Total power dissipation	0.625	W
T _L	Lead temperature(soldering, 10 seconds)	300	°C
ESD	Human Body mode	2k	V

Note 1: Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are not tested at manufacturing.

Recommended Operating Conditions

Symbol	Definition	Ratings	Unit
VCC	Power supply pin for low side	10 to 20	V
BST	High side floating supply voltage	SW+10 to SW+20	V
SW	High side floating supply offset voltage	<600	V
V _{HO&LO}	Gate driver output voltage	VCC	V
HIN/LIN	Logic input voltage	<18	V
T _A	Ambient temperature	-40 to 125	°C



Electrical Characteristics

Dynamic Electrical Characteristics

$V_{BIAS}(V_{CC}, V_{BS})=15$, $C_L=1000pF$ and $T_A=25^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
T_{ON}	Turn-on propagation delay	SW=0V		200	260	ns
T_{OFF}	Turn-on propagation delay	SW=600V		200	260	ns
T_{DT}	Dead Time			100		ns
T_r	Turn-on rise time			100	170	ns
T_f	Turn-off fall time			50	90	ns
MT	Delay matching, HS&LS turn-on/off				50	ns

Static Electrical Characteristics

$V_{BIAS}(V_{CC}, V_{BS}) = 15V$ and $T_A = 25^{\circ}C$ unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to GND. The V_O and I_O parameters are referenced to GND and are applicable to the respective output leads: HO or LO.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V_{IH}	Logic "1" input voltage	$V_{CC}=10V$ to $20V$	3			V
V_{IL}	Logic "0" input voltage	$V_{CC}=10V$ to $20V$			0.8	V
V_{OH}	High level output voltage, $V_{BIAS}-V_O$	$I_o=0A$			100	mV
V_{OL}	LO level output voltage, $V_{BIAS}-V_O$	$I_o=0A$			100	mV
I_{LK}	Offset supply leakage current	BST=SW=600V			10	μA
I_{QBS}	Quiescent V_{BST-SW} supply current	$V_{IN} = 0V$ or $5V$	15	30	45	μA
I_{QVCC}	Quiescent V_{CC} supply current	$HIN=LIN=0V$	65	95	125	μA
I_{IN_LKG}	Logic "1" input bias current	$HIN,LIN=5V$		5		μA
I_{IN_SINK}	Logic "0" input bias current	$HIN,LIN=0V$			1	μA
V_{CCON}	V_{CC} under-voltage rising threshold		8.5	9	9.7	V
V_{BSON}	V_{BST-SW} under voltage rising threshold		7.8	8.4	9.2	V
V_{CCUVLO}	V_{CC} under-voltage falling threshold		7.5	8	8.5	V
V_{BSUVLO}	V_{BS} under-voltage falling threshold		7.5	7.8	8.5	V
V_{CCHYS}	UVLO hysteresis voltage		0.7	1	1.3	V
V_{BSHYS}	BST UVLO hysteresis voltage		0.4	0.6	0.8	V
I_{O+}	Output high short circuit pulse current	$V_o=0V$, $V_{IN}=5V$, Pulse width<10us		210		mA
I_{O-}	Output low short circuit pulse	$V_o=15V$,		400		mA



	current	VIN=5V, Pulse width<10us				
--	---------	--------------------------------	--	--	--	--


LASemi CONFIDENTIAL

Function Descriptions


1. Input and output true table

HIN	LIN	OUTPUT	Description
0	0	Hi-Z	High side and low side OFF
0	1	0	Low side ON, High side OFF
1	0	VM	High side ON, Low side OFF
1	1	Hi-Z	Forbidden input, High side and low side OFF
Open	Open	Hi-Z	Input internal pull-down resistor 1M ohm

2. Dynamic switching diagram




3. Delay Match Time





Detail Package Outline Drawing

SOP8L



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.75
A1	0.10	—	0.225
A2	1.30	1.40	1.50
A3	0.60	0.65	0.70
b	0.39	—	0.47
b1	0.38	0.41	0.44
c	0.20	—	0.24
c1	0.19	0.20	0.21
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e	1.27BSC		
h	0.25	—	0.50
L	0.50	—	0.80
L1	1.05REF		
θ	0	—	8°