

# MC74VHC4316

## Quad Analog Switch/ Multiplexer/Demultiplexer with Separate Analog and Digital Power Supplies

### High-Performance Silicon-Gate CMOS

The MC74VHC4316 utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF-channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full analog power-supply range (from  $V_{CC}$  to  $V_{EE}$ ).

The VHC4316 is similar in function to the metal-gate CMOS MC14016 and MC14066, and to the High-Speed CMOS HC4066A. Each device has four independent switches. The device control and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The device has been designed so that the ON resistances ( $R_{ON}$ ) are much more linear over input voltage than  $R_{ON}$  of metal-gate CMOS analog switches. Logic-level translators are provided so that the On/Off Control and Enable logic-level voltages need only be  $V_{CC}$  and GND, while the switch is passing signals ranging between  $V_{CC}$  and  $V_{EE}$ . When the Enable pin (active-low) is high, all four analog switches are turned off.

#### Features


- Logic-Level Translator for On/Off Control and Enable Inputs
- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Diode Protection on All Inputs/Outputs
- Analog Power-Supply Voltage Range ( $V_{CC} - V_{EE}$ ) = 2.0 to 12.0 V
- Digital (Control) Power-Supply Voltage Range ( $V_{CC} - GND$ ) = 2.0 V to 6.0 V, Independent of  $V_{EE}$
- Improved Linearity of ON Resistance
- Chip Complexity: 66 FETs or 16.5 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant





ON Semiconductor®

<http://onsemi.com>


#### MARKING DIAGRAMS



SOIC-16  
D SUFFIX  
CASE 751B



TSSOP-16  
DT SUFFIX  
CASE 948F



A = Assembly Location  
WL, L = Wafer Lot  
Y = Year  
WW, W = Work Week  
G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

| Device           | Package              | Shipping†       |
|------------------|----------------------|-----------------|
| MC74VHC4316DG    | SOIC-16<br>(Pb-Free) | 48 Units / Rail |
| MC74VHC4316DR2G  | SOIC-16<br>(Pb-Free) | 2500/Tape&Reel  |
| MC74VHC4316DTG   | TSSOP16<br>(Pb-Free) | 96 Units / Rail |
| MC74VHC4316DTR2G | TSSOP16<br>(Pb-Free) | 2500/Tape&Reel  |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# MC74VHC4316




Figure 1. Pin Assignment

## FUNCTION TABLE

| Inputs |                | State of Analog Switch |
|--------|----------------|------------------------|
| Enable | On/Off Control |                        |
| L      | H              | On                     |
| L      | L              | Off                    |
| H      | X              | Off                    |

X = Don't Care.




Figure 2. Logic Diagram

# MC74VHC4316

## MAXIMUM RATINGS

| Symbol           | Parameter  | Value   | Unit |
|------------------|--|---|------|
| V <sub>CC</sub>  | Positive DC Supply Voltage (Ref. to GND)<br>(Ref. to V <sub>EE</sub> )     | - 0.5 to + 7.0<br>- 0.5 to + 14.0                 | V    |
| V <sub>EE</sub>  | Negative DC Supply Voltage (Ref. to GND)                                   | - 7.0 to + 0.5                                    | V    |
| V <sub>IS</sub>  | Analog Input Voltage   | V <sub>EE</sub> - 0.5<br>to V <sub>CC</sub> + 0.5 | V    |
| V <sub>in</sub>  | DC Input Voltage (Ref. to GND)   | - 0.5 to V <sub>CC</sub> + 0.5                    | V    |
| I                | DC Current Into or Out of Any Pin  | ± 25  | mA   |
| P <sub>D</sub>   | Power Dissipation in Still Air<br>SOIC Package*<br>TSSOP Package*          | 500<br>450  | mW   |
| T <sub>stg</sub> | Storage Temperature  | - 65 to + 150                                     | °C   |
| T <sub>L</sub>   | Lead Temperature, 1 mm from Case for 10 Seconds<br>(SOIC or TSSOP Package) | 260   | °C   |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range GND ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>CC</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

\*Derating - SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

## RECOMMENDED OPERATING CONDITIONS

| Symbol                          | Parameter   | Min  | Max              | Unit                      |    |
|---------------------------------|---|--|------------------|---------------------------|----|
| V <sub>CC</sub>                 | Positive DC Supply Voltage (Ref. to GND)                              | 2.0  | 6.0              | V                         |    |
| V <sub>EE</sub>                 | Negative DC Supply Voltage (Ref. to GND)                              | - 6.0  | GND              | V                         |    |
| V <sub>IS</sub>                 | Analog Input Voltage  | V <sub>EE</sub>  | V <sub>CC</sub>  | V                         |    |
| V <sub>in</sub>                 | Digital Input Voltage (Ref. to GND)                                   | GND  | V <sub>CC</sub>  | V                         |    |
| V <sub>IO</sub> *               | Static or Dynamic Voltage Across Switch                               | -  | 1.2              | V                         |    |
| T <sub>A</sub>                  | Operating Temperature, All Package Types                              | - 55   | + 125            | °C                        |    |
| t <sub>r</sub> , t <sub>f</sub> | Input Rise and Fall Time<br>(Control or Enable Inputs)<br>(Figure 10) | V <sub>CC</sub> = 2.0 V<br>V <sub>CC</sub> = 3.0 V<br>V <sub>CC</sub> = 4.5 V<br>V <sub>CC</sub> = 6.0 V | 0<br>0<br>0<br>0 | 1000<br>600<br>500<br>400 | ns |

\*For voltage drops across the switch greater than 1.2 V (switch on), excessive V<sub>CC</sub> current may be drawn; i.e., the current out of the switch may contain both V<sub>CC</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

# MC74VHC4316

## DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) $V_{EE} = \text{GND}$ Except Where Noted

| Symbol   | Parameter   | Test Conditions  | $V_{CC}$<br>V | Guaranteed Limit |        |         | Unit |
|----------|---|--|---------------|------------------|--------|---------|------|
|          |   |  |               | - 55 to<br>25°C  | ≤ 85°C | ≤ 125°C |      |
| $V_{IH}$ | Minimum High-Level Voltage, Control or Enable Inputs    | $R_{on} = \text{Per Spec}$   | 2.0           | 1.5              | 1.5    | 1.5     | V    |
|          |   |  | 3.0           | 2.1              | 2.1    | 2.1     |      |
|          |   |  | 4.5           | 3.15             | 3.15   | 3.15    |      |
|          |   |  | 6.0           | 4.2              | 4.2    | 4.2     |      |
| $V_{IL}$ | Maximum Low-Level Voltage, Control or Enable Inputs     | $R_{on} = \text{Per Spec}$   | 2.0           | 0.5              | 0.5    | 0.5     | V    |
|          |   |  | 3.0           | 0.9              | 0.9    | 0.9     |      |
|          |   |  | 4.5           | 1.35             | 1.35   | 1.35    |      |
|          |   |  | 6.0           | 1.8              | 1.8    | 1.8     |      |
| $I_{in}$ | Maximum Input Leakage Current, Control or Enable Inputs | $V_{in} = V_{CC}$ or GND<br>$V_{EE} = -6.0 \text{ V}$  | 6.0           | ± 0.1            | ± 1.0  | ± 1.0   | μA   |
| $I_{CC}$ | Maximum Quiescent Supply Current (per Package)          | $V_{in} = V_{CC}$ or GND<br>$V_{IO} = 0 \text{ V}$<br>$V_{EE} = \text{GND}$<br>$V_{EE} = -6.0$ | 6.0           | 2                | 20     | 40      | μA   |
|          |   |  | 6.0           | 4                | 40     | 160     |      |

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

## DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to $V_{EE}$ )

| Symbol          | Parameter  | Test Conditions   | $V_{CC}$<br>V | $V_{EE}$<br>v | Guaranteed Limit |        |         | Unit |
|-----------------|--|---|---------------|---------------|------------------|--------|---------|------|
|                 |  |   |               |               | - 55 to<br>25°C  | ≤ 85°C | ≤ 125°C |      |
| $R_{on}$        | Maximum "ON" Resistance  | $V_{in} = V_{IH}$<br>$V_{IS} = V_{CC}$ to $V_{EE}$<br>$I_S \leq 2.0 \text{ mA}$             | 2.0*          | 0.0           | -                | -      | -       | Ω    |
|                 |  |   | 4.5           | 0.0           | 160              | 200    | 240     |      |
|                 |  |   | 4.5           | - 4.5         | 90               | 110    | 130     |      |
|                 |  |   | 6.0           | - 6.0         | 90               | 110    | 130     |      |
|                 |  | $V_{in} = V_{IH}$<br>$V_{IS} = V_{CC}$ or $V_{EE}$ (Endpoints)<br>$I_S \leq 2.0 \text{ mA}$ | 2.0           | 0.0           | -                | -      | -       |      |
|                 |  |   | 4.5           | 0.0           | 90               | 115    | 140     |      |
|                 |  |   | 4.5           | - 4.5         | 70               | 90     | 105     |      |
|                 |  |   | 6.0           | - 6.0         | 70               | 90     | 105     |      |
| $\Delta R_{on}$ | Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package | $V_{in} = V_{IH}$<br>$V_{IS} = 1/2 (V_{CC} - V_{EE})$<br>$I_S \leq 2.0 \text{ mA}$          | 2.0           | 0.0           | -                | -      | -       | Ω    |
|                 |  |   | 4.5           | 0.0           | 20               | 25     | 30      |      |
|                 |  |   | 4.5           | - 4.5         | 15               | 20     | 25      |      |
|                 |  |   | 6.0           | - 6.0         | 15               | 20     | 25      |      |
| $I_{off}$       | Maximum Off-Channel Leakage Current, Any One Channel                               | $V_{in} = V_{IL}$<br>$V_{IO} = V_{CC}$ or $V_{EE}$<br>Switch Off (Figure 3)                 | 6.0           | - 6.0         | 0.1              | 0.5    | 1.0     | μA   |
| $I_{on}$        | Maximum On-Channel Leakage Current, Any One Channel                                | $V_{in} = V_{IH}$<br>$V_{IS} = V_{CC}$ or $V_{EE}$<br>(Figure 4)                            | 6.0           | - 6.0         | 0.1              | 0.5    | 1.0     | μA   |

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

\*At supply voltage ( $V_{CC} - V_{EE}$ ) approaching 2.0 V the analog switch-on resistance becomes extremely non-linear. Therefore, for low-voltage operation, it is recommended that these devices only be used to control digital signals.

# MC74VHC4316

## AC ELECTRICAL CHARACTERISTICS ( $C_L = 50$ pF, Control or Enable $t_r = t_f = 6$ ns, $V_{EE} = \text{GND}$ )

| Symbol                   | Parameter  | $V_{CC}$<br>V | Guaranteed Limit |        |         | Unit |
|--------------------------|--|---------------|------------------|--------|---------|------|
|                          |  |               | - 55 to<br>25°C  | ≤ 85°C | ≤ 125°C |      |
| $t_{PLH}$ ,<br>$t_{PHL}$ | Maximum Propagation Delay, Analog Input to Analog Output<br>(Figures 8 and 9)                                  | 2.0           | 40               | 50     | 60      | ns   |
|                          |  | 4.5           | 6                | 8      | 9       |      |
|                          |  | 6.0           | 5                | 7      | 8       |      |
| $t_{PLZ}$ ,<br>$t_{PHZ}$ | Maximum Propagation Delay, Control or Enable to Analog Output<br>(Figures 10 and 11)                           | 2.0           | 130              | 160    | 200     | ns   |
|                          |  | 4.5           | 40               | 50     | 60      |      |
|                          |  | 6.0           | 30               | 40     | 50      |      |
| $t_{PZL}$ ,<br>$t_{PZH}$ | Maximum Propagation Delay, Control or Enable to Analog Output<br>(Figures 10 and 11)                           | 2.0           | 140              | 175    | 250     | ns   |
|                          |  | 4.5           | 40               | 50     | 60      |      |
|                          |  | 6.0           | 30               | 40     | 50      |      |
| C                        | Maximum Capacitance<br>ON/OFF Control<br>and Enable Inputs<br>Control Input = GND<br>Analog I/O<br>Feedthrough | -             | 10               | 10     | 10      | pF   |
|                          |  | -             | 35               | 35     | 35      |      |
|                          |  | -             | 1.0              | 1.0    | 1.0     |      |

- For propagation delays with loads other than 50 pF, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).
- Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

| $C_{PD}$ | Power Dissipation Capacitance (Per Switch) (Figure 13)* | Typical @ 25°C, $V_{CC} = 5.0$ V |  |  | pF |
|----------|---|----------------------------------|--|--|----|
|          |   | 15                               |  |  |    |
|          |   |                                  |  |  |    |

\*Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ . For load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

## ADDITIONAL APPLICATION CHARACTERISTICS ( $\text{GND} = 0$ V)

| Symbol | Parameter  | Test Conditions  | $V_{CC}$<br>V | $V_{EE}$<br>V | Limit*<br>25°C | Unit             |
|--------|--|--|---------------|---------------|----------------|------------------|
| BW     | Maximum On-Channel Bandwidth<br>or<br>Minimum Frequency Response<br>(Figure 5) | $f_{in} = 1$ MHz Sine Wave   | 2.25          | - 2.25        | 150            | MHz              |
|        |  | Adjust $f_{in}$ Voltage to Obtain 0 dBm at $V_{OS}$  | 4.50          | - 4.50        | 160            |                  |
|        |  | Increase $f_{in}$ Frequency Until dB Meter<br>Reads - 3 dB $R_L = 50 \Omega$ , $C_L = 10$ pF | 6.00          | - 6.00        | 160            |                  |
| -      | Off-Channel Feedthrough<br>Isolation<br>(Figure 6)                             | $f_{in} \equiv$ Sine Wave  | 2.25          | - 2.25        | - 50           | dB               |
|        |  | Adjust $f_{in}$ Voltage to Obtain 0 dBm at $V_{IS}$  | 4.50          | - 4.50        | - 50           |                  |
|        |  | $f_{in} = 10$ kHz, $R_L = 600 \Omega$ , $C_L = 50$ pF  | 6.00          | - 6.00        | - 50           |                  |
|        |  | $f_{in} = 1.0$ MHz, $R_L = 50 \Omega$ , $C_L = 10$ pF  | 2.25          | - 2.25        | - 40           |                  |
|        |  |  | 4.50          | - 4.50        | - 40           |                  |
|        |  |  | 6.00          | - 6.00        | - 40           |                  |
| -      | Feedthrough Noise, Control to<br>Switch<br>(Figure 7)                          | $V_{in} \leq 1$ MHz Square Wave ( $t_r = t_f = 6$ ns)  | 2.25          | - 2.25        | 60             | mV <sub>PP</sub> |
|        |  | Adjust $R_L$ at Setup so that $I_S = 0$ A  | 4.50          | - 4.50        | 130            |                  |
|        |  | $R_L = 600 \Omega$ , $C_L = 50$ pF   | 6.00          | - 6.00        | 200            |                  |
|        |  | $R_L = 10$ k $\Omega$ , $C_L = 10$ pF  | 2.25          | - 2.25        | 30             |                  |
|        |  |  | 4.50          | - 4.50        | 65             |                  |
|        |  |  | 6.00          | - 6.00        | 100            |                  |
| -      | Crosstalk Between Any Two<br>Switches<br>(Figure 12)                           | $f_{in} \equiv$ Sine Wave  | 2.25          | - 2.25        | - 70           | dB               |
|        |  | Adjust $f_{in}$ Voltage to Obtain 0 dBm at $V_{IS}$  | 4.50          | - 4.50        | - 70           |                  |
|        |  | $f_{in} = 10$ kHz, $R_L = 600 \Omega$ , $C_L = 50$ pF  | 6.00          | - 6.00        | - 70           |                  |
|        |  | $f_{in} = 1.0$ MHz, $R_L = 50 \Omega$ , $C_L = 10$ pF  | 2.25          | - 2.25        | - 80           |                  |
|        |  |  | 4.50          | - 4.50        | - 80           |                  |
|        |  |  | 6.00          | - 6.00        | - 80           |                  |
| THD    | Total Harmonic Distortion<br>(Figure 14)                                       | $f_{in} = 1$ kHz, $R_L = 10$ k $\Omega$ , $C_L = 50$ pF                                      |               |               |                | %                |
|        |  | THD = THD <sub>Measured</sub> - THD <sub>Source</sub>  |               |               |                |                  |
|        |  | $V_{IS} = 4.0$ V <sub>PP</sub> sine wave   | 2.25          | - 2.25        | 0.10           |                  |
|        |  | $V_{IS} = 8.0$ V <sub>PP</sub> sine wave   | 4.50          | - 4.50        | 0.06           |                  |
|        | $V_{IS} = 11.0$ V <sub>PP</sub> sine wave                                      | 6.00   | - 6.00        | 0.04          |                |                  |

\*Limits not tested. Determined by design and verified by qualification.

# MC74VHC4316






Figure 1. On Resistance Test Set-Up


# MC74VHC4316



**Figure 2. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up**




**Figure 3. Maximum On Channel Leakage Current, Test Set-Up**




\*Includes all probe and jig capacitance.

**Figure 4. Maximum On-Channel Bandwidth Test Set-Up**




\*Includes all probe and jig capacitance.

**Figure 5. Off-Channel Feedthrough Isolation, Test Set-Up**




\*Includes all probe and jig capacitance.

**Figure 6. Feedthrough Noise, Control to Analog Out, Test Set-Up**




**Figure 7. Propagation Delays, Analog In to Analog Out**

# MC74VHC4316




\*Includes all probe and jig capacitance.

**Figure 8. Propagation Delay Test Set-Up**




**Figure 9. Propagation Delay, ON/OFF Control to Analog Out**




\*Includes all probe and jig capacitance.

**Figure 10. Propagation Delay Test Set-Up**




\*Includes all probe and jig capacitance.

**Figure 11. Crosstalk Between Any Two Switches, Test Set-Up (Adjacent Channels Used)**



**Figure 12. Power Dissipation Capacitance Test Set-Up**



\*Includes all probe and jig capacitance.

**Figure 13. Total Harmonic Distortion, Test Set-Up**



APPLICATIONS INFORMATION




Figure 14. Plot, Harmonic Distortion

The Enable and Control pins should be at  $V_{CC}$  or GND logic levels,  $V_{CC}$  being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to  $V_{CC}$  or  $V_{EE}$  through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages  $V_{CC}$  and  $V_{EE}$ . The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below  $V_{EE}$ . In the example below, the difference between  $V_{CC}$  and  $V_{EE}$  is 12 V.

Therefore, using the configuration in Figure 15, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above  $V_{CC}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external diodes ( $D_x$ ) are recommended as shown in Figure 16. These diodes should be small signal, fast turn-on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the  $D_x$  diodes with MOSORBs (MOSORB™ is an acronym for high current surge protectors). MOSORBs are fast turn-on devices ideally suited for precise dc protection with no inherent wear out mechanism.




Figure 15.




Figure 16. Transient Suppressor Application

# MC74VHC4316




Figure 17. LSTTL/NMOS to HCMOS Interface




Figure 18. Switching a 0-to-12 V Signal Using a Single Power Supply ( $GND \neq 0V$ )




Figure 19. 4-Input Multiplexer




Figure 20. Sample/Hold Amplifier

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

ON Semiconductor®



SCALE 1:1

## SOIC-16 CASE 751B-05 ISSUE K

DATE 29 DEC 2006



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |       | INCHES    |       |
|-----|-------------|-------|-----------|-------|
|     | MIN         | MAX   | MIN       | MAX   |
| A   | 9.80        | 10.00 | 0.386     | 0.393 |
| B   | 3.80        | 4.00  | 0.150     | 0.157 |
| C   | 1.35        | 1.75  | 0.054     | 0.068 |
| D   | 0.35        | 0.49  | 0.014     | 0.019 |
| F   | 0.40        | 1.25  | 0.016     | 0.049 |
| G   | 1.27 BSC    |       | 0.050 BSC |       |
| J   | 0.19        | 0.25  | 0.008     | 0.009 |
| K   | 0.10        | 0.25  | 0.004     | 0.009 |
| M   | 0°          | 7°    | 0°        | 7°    |
| P   | 5.80        | 6.20  | 0.229     | 0.244 |
| R   | 0.25        | 0.50  | 0.010     | 0.019 |

- |  |  |  |  |
|--|--|--|--|
| <p>STYLE 1:</p> <p>PIN 1. COLLECTOR</p> <p>2. BASE</p> <p>3. EMITTER</p> <p>4. NO CONNECTION</p> <p>5. EMITTER</p> <p>6. BASE</p> <p>7. COLLECTOR</p> <p>8. COLLECTOR</p> <p>9. BASE</p> <p>10. EMITTER</p> <p>11. NO CONNECTION</p> <p>12. EMITTER</p> <p>13. BASE</p> <p>14. COLLECTOR</p> <p>15. EMITTER</p> <p>16. COLLECTOR</p>                           | <p>STYLE 2:</p> <p>PIN 1. CATHODE</p> <p>2. ANODE</p> <p>3. NO CONNECTION</p> <p>4. CATHODE</p> <p>5. CATHODE</p> <p>6. NO CONNECTION</p> <p>7. ANODE</p> <p>8. CATHODE</p> <p>9. CATHODE</p> <p>10. ANODE</p> <p>11. NO CONNECTION</p> <p>12. CATHODE</p> <p>13. CATHODE</p> <p>14. NO CONNECTION</p> <p>15. ANODE</p> <p>16. CATHODE</p> | <p>STYLE 3:</p> <p>PIN 1. COLLECTOR, DYE #1</p> <p>2. BASE, #1</p> <p>3. EMITTER, #1</p> <p>4. COLLECTOR, #1</p> <p>5. COLLECTOR, #2</p> <p>6. BASE, #2</p> <p>7. EMITTER, #2</p> <p>8. COLLECTOR, #2</p> <p>9. COLLECTOR, #3</p> <p>10. BASE, #3</p> <p>11. EMITTER, #3</p> <p>12. COLLECTOR, #3</p> <p>13. COLLECTOR, #4</p> <p>14. BASE, #4</p> <p>15. EMITTER, #4</p> <p>16. COLLECTOR, #4</p>   | <p>STYLE 4:</p> <p>PIN 1. COLLECTOR, DYE #1</p> <p>2. COLLECTOR, #1</p> <p>3. COLLECTOR, #2</p> <p>4. COLLECTOR, #2</p> <p>5. COLLECTOR, #3</p> <p>6. COLLECTOR, #3</p> <p>7. COLLECTOR, #4</p> <p>8. COLLECTOR, #4</p> <p>9. BASE, #4</p> <p>10. EMITTER, #4</p> <p>11. BASE, #3</p> <p>12. EMITTER, #3</p> <p>13. BASE, #2</p> <p>14. EMITTER, #2</p> <p>15. BASE, #1</p> <p>16. EMITTER, #1</p> |
| <p>STYLE 5:</p> <p>PIN 1. DRAIN, DYE #1</p> <p>2. DRAIN, #1</p> <p>3. DRAIN, #2</p> <p>4. DRAIN, #2</p> <p>5. DRAIN, #3</p> <p>6. DRAIN, #3</p> <p>7. DRAIN, #4</p> <p>8. DRAIN, #4</p> <p>9. GATE, #4</p> <p>10. SOURCE, #4</p> <p>11. GATE, #3</p> <p>12. SOURCE, #3</p> <p>13. GATE, #2</p> <p>14. SOURCE, #2</p> <p>15. GATE, #1</p> <p>16. SOURCE, #1</p> | <p>STYLE 6:</p> <p>PIN 1. CATHODE</p> <p>2. CATHODE</p> <p>3. CATHODE</p> <p>4. CATHODE</p> <p>5. CATHODE</p> <p>6. CATHODE</p> <p>7. CATHODE</p> <p>8. CATHODE</p> <p>9. ANODE</p> <p>10. ANODE</p> <p>11. ANODE</p> <p>12. ANODE</p> <p>13. ANODE</p> <p>14. ANODE</p> <p>15. ANODE</p> <p>16. ANODE</p>                                 | <p>STYLE 7:</p> <p>PIN 1. SOURCE N-CH</p> <p>2. COMMON DRAIN (OUTPUT)</p> <p>3. COMMON DRAIN (OUTPUT)</p> <p>4. GATE P-CH</p> <p>5. COMMON DRAIN (OUTPUT)</p> <p>6. COMMON DRAIN (OUTPUT)</p> <p>7. COMMON DRAIN (OUTPUT)</p> <p>8. SOURCE P-CH</p> <p>9. SOURCE P-CH</p> <p>10. COMMON DRAIN (OUTPUT)</p> <p>11. COMMON DRAIN (OUTPUT)</p> <p>12. COMMON DRAIN (OUTPUT)</p> <p>13. GATE N-CH</p> <p>14. COMMON DRAIN (OUTPUT)</p> <p>15. COMMON DRAIN (OUTPUT)</p> <p>16. SOURCE N-CH</p> |  |

### SOLDERING FOOTPRINT



DIMENSIONS: MILLIMETERS

|                  |             |   |
|------------------|-------------|---|
| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | SOIC-16     | PAGE 1 OF 1   |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

# MECHANICAL CASE OUTLINE

## PACKAGE DIMENSIONS

ON Semiconductor®



TSSOP-16  
CASE 948F-01  
ISSUE B

DATE 19 OCT 2006



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 4.90        | 5.10 | 0.193     | 0.200 |
| B   | 4.30        | 4.50 | 0.169     | 0.177 |
| C   | ---         | 1.20 | ---       | 0.047 |
| D   | 0.05        | 0.15 | 0.002     | 0.006 |
| F   | 0.50        | 0.75 | 0.020     | 0.030 |
| G   | 0.65 BSC    |      | 0.026 BSC |       |
| H   | 0.18        | 0.28 | 0.007     | 0.011 |
| J   | 0.09        | 0.20 | 0.004     | 0.008 |
| J1  | 0.09        | 0.16 | 0.004     | 0.006 |
| K   | 0.19        | 0.30 | 0.007     | 0.012 |
| K1  | 0.19        | 0.25 | 0.007     | 0.010 |
| L   | 6.40 BSC    |      | 0.252 BSC |       |
| M   | 0°          | 8°   | 0°        | 8°    |

SOLDERING FOOTPRINT



GENERIC MARKING DIAGRAM\*



- XXXX = Specific Device Code
- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- G or ■ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present.

|                  |             |  |
|------------------|-------------|--|
| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | TSSOP-16    | PAGE 1 OF 1  |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Email Requests to: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

ON Semiconductor Website: [www.onsemi.com](http://www.onsemi.com)

### TECHNICAL SUPPORT

North American Technical Support:  
Voice Mail: 1 800-282-9855 Toll Free USA/Canada  
Phone: 011 421 33 790 2910

### Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative