SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002


#### features


- Supply Current of 40 μA (Max)
- Battery Supply Current of 100 nA (Max)
- Precision Supply-Voltage Monitor, 1.8 V, 5 V; Other Options on Request
- Watchdog Timer With 800-ms Time-Out
- Backup-Battery Voltage Can Exceed V<sub>DD</sub>
- Power-On Reset Generator With Fixed 100-ms Reset Delay Time
- Battery-OK Output
- Voltage Monitor for Power-Fail or Low-Battery Monitoring
- Manual Switchover to Battery-Backup Mode
- Chip-Enable Gating . . . 3 ns (at V<sub>DD</sub> = 5 V) Max Propagation Delay
- Battery-Freshness Seal
- 14-pin TSSOP Package
- Temperature Range ... –40°C to 85°C


## typical operating circuit

#### typical applications

- Fax Machines
- Set-Top Boxes
- Advanced Voice Mail Systems
- Portable Battery-Powered Equipment
- Computer Equipment
- Advanced Modems
- Automotive Systems
- Portable Long-Time Monitoring Equipment
- Point of Sale Equipment







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002


#### description

The TPS3610 family of supervisory circuits monitors and controls processor activity by providing backup-battery switchover for data retention of CMOS RAM. Other features include an additional power-fail comparator, low-line indication, watchdog function, battery-status indicator, manual switchover, and write protection for CMOS RAM.

The TPS3610 family allow usage of 3-V or 3.6-V lithium batteries as the backup supply in systems with, e.g.,  $V_{DD} = 1.8$  V. During power-on, RESET is asserted when the supply voltage ( $V_{DD}$  or  $V_{BAT}$ ) becomes higher than 1.1 V. Thereafter, the supply-voltage supervisor monitors  $V_{DD}$  and keeps RESET output active as long as  $V_{DD}$  remains below the threshold voltage  $V_{IT}$ . An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after  $V_{DD}$  has risen above the threshold voltage  $V_{IT}$ . When the supply voltage drops below the threshold voltage  $V_{IT}$ , the output becomes active (low) again.

The product spectrum is designed for supply voltages of 1.8 V and 5 V. The circuits are available in a 14-pin TSSOP package. TPS3610 devices are characterized for operation over a temperature range of –40°C to 85°C.

## standard and application-specific versions (see Note 1)



APPLICATION-SPECIFIC VERSIONS, NOMINAL SUPPLY AND BATTOK VOLTAGE							
TA	NOMINAL SUPPLY VOLTAGE, VDD(NOM) (V)	NOMINAL BATTOK THRESHOLD VOLTAGE, <sup>V</sup> IT(BOK) (V)	PACKAGED DEVICES TSSOP (PW) <sup>†</sup>				
	1.8	1.6	TPS3610U18PWR				
–40°C to 85°C	5	2.4	TPS3610T50PWR				

<sup>†</sup> The PW package is only available taped and reeled (indicated by the R suffix on the device type).

NOTE 1: For other NOMINAL and BATTOK voltage versions, contact your local TI sales office for availability and order lead time.



SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

TRUTH TABLES									
	INP	UTS		OUTPUTS					
$V_{DD} > V_{LL}$	$V_{DD} > V_{IT}$	V <sub>DD</sub> > V <sub>BAT</sub>	MSWITCH	VOUT	BATTON	LOWLINE	RESET	CEOUT	
0	0	0	0	VBAT	1	0	0	DIS	
0	0	0	0	VBAT	1	0	0	DIS	
0	0	0	1	VBAT	1	0	0	DIS	
0	0	0	1	VBAT	1	0	0	DIS	
0	0	1	0	V <sub>DD</sub>	0	0	0	DIS	
0	0	1	0	V <sub>DD</sub>	0	0	0	DIS	
0	0	1	1	VBAT	1	0	0	DIS	
0	0	1	1	VBAT	1	0	0	DIS	
0	1	0	0	VDD	0	0	1	DIS	
0	1	0	0	V <sub>DD</sub>	0	0	1	EN	
0	1	0	1	VBAT	1	0	1	DIS	
0	1	0	1	VBAT	1	0	1	EN	
0	1	1	0	V <sub>DD</sub>	0	0	1	DIS	
0	1	1	0	V <sub>DD</sub>	0	0	1	EN	
0	1	1	1	VBAT	1	0	1	DIS	
0	1	1	1	VBAT	1	0	1	EN	
1	1	0	0	V <sub>DD</sub>	0	1	1	DIS	
1	1	0	0	V <sub>DD</sub>	0	1	1	EN	
1	1	0	1	VBAT	1	1	1	DIS	
1	1	0	1	VBAT	1	1	1	EN	
1	1	1	0	VDD	0	1	1	DIS	
1	1	1	0	V <sub>DD</sub>	0	1	1	EN	
1	1	1	1	VBAT	1	1	1	DIS	
1	1	1	1	VBAT	1	1	1	EN	

BATTOK		POWE	R-FAIL	CHIP-ENABLE		
V <sub>BAT</sub> > V <sub>BOK</sub>	BATTOK	PFI > V <sub>(PFI)</sub>	PFO	CEIN	CEOUT	
0 1	0 1	0 1	0 1	0 1	0 1	

Condition:  $V_{DD} > V_{IT}$ 


Condition:  $V_{DD} > V_{DD}min$ 

Condition: Enabled



SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002


## functional block diagram





SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

## timing diagram



† MSWITCH = 0

Timing diagram shown under operation, not in freshness seal mode.



SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

TERMIN	AL		
NAME	NO.	1/0	DESCRIPTION
BATTOK	9	0	Battery status output
BATTON	6	0	Logic output/external bypass switch driver output
CEIN	5	I	Chip-enable input
CEOUT	10	0	Chip-enable output
GND	3	Ι	Ground
LOWLINE	11	0	Early power-fail warning output
MSWITCH	4	I	Manual switch to force device into battery-backup mode
VOUT	1	0	Supply output
PFI	7	Ι	Power-fail comparator input
PFO	8	0	Power-fail comparator output
RESET	13	0	Active-low reset output
V <sub>BAT</sub>	14	I	Backup-battery input
V <sub>DD</sub>	2	Ι	Input supply voltage
WDI	12	Ι	Watchdog timer input

## **Terminal Functions**

## detailed description

#### battery freshness seal

The battery freshness seal of the TPS3610 family disconnects the backup battery from internal circuitry until it is needed. This function ensures that the backup battery connected to  $V_{BAT}$  is fresh when the final product is put to use. The following steps explain how to enable the freshness seal mode:

- 1. Connect V<sub>BAT</sub> (V<sub>BAT</sub> > V<sub>BAT</sub>min)
- 2. Ground PFO
- 3. Connect PFI to  $V_{DD}$  (PFI =  $V_{DD}$ )
- 4. Connect  $V_{DD}$  to power supply ( $V_{DD} > V_{IT}$ ) and keep connected for 5 ms < t < 35 ms

The battery freshness seal mode is disabled by the positive-going edge of RESET when V<sub>DD</sub> is applied.

#### **BATTOK** output

BATTOK is a logic feedback of the device to indicate the status of the backup battery. The supervisor checks the battery voltage every 200 ms with a voltage divider load of approximately 100 k $\Omega$  and a measurement cycle on-time of 25  $\mu$ s. The measurement cycle starts after the reset is released. If the battery voltage V<sub>BAT</sub> is below the negative-going threshold voltage V<sub>IT(BOK)</sub>, the indicator BATTOK does a high-to-low transition. Otherwise it retains its status to V<sub>DD</sub> level.




Figure 1. BATTOK Timing



SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

## detailed description (continued)

#### chip-enable signal gating

The internal gating of chip-enable signals, CE, prevents erroneous data from corrupting CMOS RAM during an undervoltage condition. The TPS3610 use a series transmission gate from CEIN to CEOUT. During normal operation (reset not asserted), the CE transmission gate is enabled and passes all CE transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short CE propagation delay from CEIN to CEOUT enables TPS3610 devices to be used with most processors.

The CE transmission gate is disabled and  $\overline{CEIN}$  is high-impedance (disable mode) while reset is asserted. During a power-down sequence, when V<sub>DD</sub> crosses the reset threshold, the CE transmission gate is disabled and  $\overline{CEIN}$  immediately becomes high impedance if the voltage at  $\overline{CEIN}$  is high. If  $\overline{CEIN}$  is low while reset is asserted, the CE transmission gate is disabled at the same time  $\overline{CEIN}$  goes high, or 15 µs after  $\overline{RESET}$  asserts, whichever occurs first. This allows the current write cycle to complete during power-down. When the CE transmission gate is enabled, the impedance of  $\overline{CEIN}$  appears as a resistor in series with the load at  $\overline{CEOUT}$ . The overall device propagation delay through the CE transmission gate depends on V<sub>OUT</sub>, the source impedance of the device connected to  $\overline{CEIN}$  and the load at  $\overline{CEOUT}$ . To achieve minimum propagation delay, the capacitive load at  $\overline{CEOUT}$  should be minimized, and a low-output-impedance driver should be used.

During disable mode, the transmission gate is off and an active pullup connects CEOUT to V<sub>OUT</sub>. The pullup turns off when the transmission gate is enabled.




Figure 2. Chip-Enable Timing



SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

#### detailed description (continued)

## power-fail comparator (PFI and PFO)

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail-input (PFI) is compared with an internal voltage reference of 1.15 V. If the input voltage falls below the power-fail threshold  $V_{IT(PFI)}$  of typical 1.15 V, the power-fail output (PFO) goes low. If  $V_{IT(PFI)}$  goes above  $V_{(PFI)}$ , plus about 12-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltages above  $V_{(PFI)}$ . The sum of both resistors should be about 1 M $\Omega$ , to minimize power consumption and also to assure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, PFI should be connected to ground and PFO left unconnected.

#### LOWLINE

The lowline comparator monitors  $V_{DD}$  with a threshold voltage typically 2% above the reset threshold ( $V_{IT}$ ). For normal operation ( $V_{DD}$  above the reset threshold), LOWLINE is pulled to  $V_{DD}$ . LOWLINE can be used to provide a nonmaskable interrupt (NMI) to the processor when power begins to fall. In most battery-operated portable systems, reserve energy in the battery provides enough time to complete the shutdown routine once the low-line warning is encountered and before reset asserts. If the system must also contend with a more rapid  $V_{DD}$  fall time, such as when the main battery is disconnected or a high-side switch is opened during normal operation, a capacitor can be used on the  $V_{DD}$  line to provide enough time for executing the shutdown routine. First, the worst-case settling time ( $t_{sd}$ ) required for the system to perform its shutdown routine needs to be defined. Then, using the worst-case load current ( $I_L$ ) that can be drained from the capacitor, and the minimum reset threshold voltage ( $V_{IT}$ min), the capacitor value ( $C_{H}$ ) can be calculated as follows:

$$C_{H} = \frac{I_{L} \times t_{sd}}{V_{IT}min \times 0.012}$$

#### BATTON

Most often BATTON is used as a gate drive for an external pass transistor for high-current applications. In addition, it can be used as a logic output to indicate the battery switchover status. BATTON is high when  $V_{OUT}$  is connected to  $V_{BAT}$ .

BATTON can be connected directly to the gate of a PMOS transistor (see Figure 3). No current-limiting resistor is required. If a PMOS transistor is used, it must be connected in the reverse of the traditional method (see Figure 3), which orients the body diode from  $V_{DD}$  to  $V_{OUT}$  and prevents the backup battery from discharging through the FET when its gate is high.




Figure 3. Driving an External MOSFET Transistor With BATTON




SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

## detailed description (continued)

#### backup-battery switchover

In case of a brownout or power failure, it may be necessary to preserve the contents of RAM. If a backup-battery is installed at V<sub>BAT</sub>, the device automatically switches the connected RAM to backup power when V<sub>DD</sub> fails. In order to allow the backup-battery (e.g., a 3.6-V lithium cell) to have a higher voltage than V<sub>DD</sub>, these supervisors do not connect V<sub>BAT</sub> to V<sub>OUT</sub> when V<sub>BAT</sub> is greater than V<sub>DD</sub>. V<sub>BAT</sub> only connects to V<sub>OUT</sub> (through a 15- $\Omega$  switch) when V<sub>DD</sub> fails below V<sub>IT</sub> and V<sub>BAT</sub> is greater than V<sub>DD</sub>. When V<sub>DD</sub> recovers, switchover is deferred either until V<sub>DD</sub> crosses V<sub>BAT</sub>, or until V<sub>DD</sub> rises above the reset threshold V<sub>IT</sub>. V<sub>OUT</sub> connects to V<sub>DD</sub> through a 1- $\Omega$  (max) PMOS switch when V<sub>DD</sub> crosses the reset threshold.



FUNCTION TABLE




Figure 4. Normal Supply Voltage vs Backup-Battery Supply Voltage



SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

#### detailed description (continued)

#### manual switchover (MSWITCH)

While operating in the normal mode from  $V_{DD}$ , the device can be forced manually to operate in battery-backup mode by connecting MSWITCH to  $V_{DD}$ . Refer to Table 1 for different switchover modes.

	MSWITCH STATUS			
V mode	GND	V <sub>DD</sub> mode		
V <sub>DD</sub> mode	V <sub>DD</sub>	Switch to battery-backup mode		
Detter herburg mede	GND	Battery-backup mode		
Battery-backup mode	V <sub>DD</sub>	Battery-backup mode		

#### Table 1. Switchover Modes

If the manual switchover feature is not used, MSWITCH *must* be connected to ground.

#### watchdog

In a microprocessor- or DSP-based system, it is important not only to supervise the supply voltage, but also to ensure correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller or DSP has to toggle the watchdog input within typically 0.8 s to avoid the occurrence of a time-out. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected, the watchdog is disabled and is retriggered internally.

#### saving current while using the watchdog

The watchdog input is internally driven low during the first 7/8 of the watchdog time-out period, then the input momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), WDI should be left low for the majority of the watchdog time-out period, and pulsed low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If instead WDI is externally driven high for the majority of the timeout period, a current of, e.g., 5 V/40 k $\Omega \approx 125 \,\mu$ A, can flow into WDI.




Figure 5. Watchdog Timing



SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 2)	
All other pins (see Note 2)	
Continuous output current at V <sub>OUT</sub> , I <sub>O(VOUT)</sub>	400 mA
Continuous output current (all other pins) IO	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Continuous total power dissipation Operating free-air temperature range, T <sub>A</sub>	
	–40°C to 85°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 2: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t=1000h continuously.

_	DISSIPATION RATING TABLE									
	PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING					
	PW	700 mW	5.6 mW/°C	448 mW	364 mW					

#### recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	1.65	5.5	V
Battery supply voltage, VBAT	1.5	5.5	V
Input voltage, VI	0	V <sub>DD</sub> +0.3	V
High-level input voltage, VIH	0.7xV <sub>DD</sub>		V
Low-level input voltage, VIL		0.3×V <sub>DD</sub>	V
Continuous output current at VOUT, IO		300	mA
Input transition rise and fall rate at WDI, MSWITCH, $\Delta t / \Delta V$		100	ns/V
Slew rate at V <sub>DD</sub> or V <sub>BAT</sub>		1	V/µs
Operating free-air temperature range, T <sub>A</sub>	-40	85	°C



SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
			V <sub>DD</sub> = 1.8 V,	I <sub>OH</sub> = -400 μA	V <sub>DD</sub> 0.2 V			
		RESET, BATTOK	V <sub>DD</sub> = 3.3 V,	I <sub>OH</sub> = -2 mA				
		BATTOR	V <sub>DD</sub> = 5 V,	I <sub>OH</sub> = –3 mA	V <sub>DD</sub> -0.4 V			
			V <sub>OUT</sub> = 1.8 V,	I <sub>OH</sub> = -400 μA	V <sub>OUT</sub> –0.2 V			
	V <sub>OH</sub> High-level output voltage	BATTON	V <sub>OUT</sub> = 3.3 V,	I <sub>OH</sub> = -2 mA				
1			V <sub>OUT</sub> = 5 V,	IOH = -3 mA	V <sub>OUT</sub> –0.4 V			
V <sub>OH</sub>			V <sub>DD</sub> = 1.8 V,	I <sub>OH</sub> = –20 μA	V <sub>DD</sub> -0.3 V			v
∙Он	riigh level ouput voltage	LOWLINE, PFO	V <sub>DD</sub> = 3.3 V,	I <sub>OH</sub> = -80 μA,				v
		110	V <sub>DD</sub> = 5 V,	I <sub>OH</sub> = −120 μA	V <sub>DD</sub> -0.4 V			
		CEOUT.	V <sub>OUT</sub> = 1.8 V,	I <sub>OH</sub> = –1 mA	V <sub>OUT</sub> 0.2 V			
		Enable mode,	V <sub>OUT</sub> = 3.3 V,	I <sub>OH</sub> = -2 mA				
		$\overline{\text{CEIN}} = V_{OUT}$	V <sub>OUT</sub> = 5 V,	I <sub>OH</sub> = –5 mA	V <sub>OUT</sub> –0.3 V			
		CEOUT, Disable mode	V <sub>OUT</sub> = 3.3 V,	I <sub>OH</sub> = -0.5 mA	V <sub>OUT</sub> –0.4 V			
		RESET, PFO, BATTOK, LOWLINE	V <sub>DD</sub> = 1.8 V,	I <sub>OL</sub> = 400 μA			0.2	
			V <sub>DD</sub> = 3.3 V,	$I_{OL} = 2 \text{ mA}$			• •	
			V <sub>DD</sub> = 5 V,	IOL = 3 mA			0.4	
		BATTON	V <sub>OUT</sub> = 1.8 V,	I <sub>OL</sub> = 500 μA			0.2	
VOL	Low-level output voltage		V <sub>OUT</sub> = 3.3 V,	IOL = 3 mA			0.4	V
			V <sub>OUT</sub> = 5 V,	I <sub>OL</sub> = 5 mA			0.4	
		CEOUT,	V <sub>OUT</sub> = 1.8 V,	I <sub>OL</sub> = 1 mA			0.2	
		Enable mode,	V <sub>OUT</sub> = 3.3 V,	I <sub>OL</sub> = 2 mA			0.0	
		$\overline{\text{CEIN}} = 0 \text{ V}$	V <sub>OUT</sub> = 5 V,	I <sub>OL</sub> = 5 mA			0.3	
				V <sub>BAT</sub> > 1.1 V,				
	Power-up reset voltage (see	e Note 3)	l <sub>OL</sub> = 20 μA,	OR V <sub>DD</sub> > 1.1 V,			0.4	V
			I <sub>O</sub> = 8.5 mA, V <sub>BAT</sub> = 0 V	$V_{DD} = 1.8 V,$	V <sub>DD</sub> –50 mV			
	Normal mode		$I_{O} = 125 \text{ mA},$ $V_{BAT} = 0 \text{ V}$	V <sub>DD</sub> = 3.3 V,	V <sub>DD</sub> –150 mV			
VOUT			I <sub>O</sub> = 200 mA, V <sub>BAT</sub> = 0 V	V <sub>DD</sub> = 5 V,	V <sub>DD</sub> -200 mV			V
	Battery-backup mode	Dattan basher as da		V <sub>DD</sub> = 0 V,	V <sub>BAT</sub> -20 mV			
	Ballery-backup mode		I <sub>O</sub> = 7.5 mA, V <sub>BAT</sub> = 3.3 V	V <sub>DD</sub> = 0 V,	V <sub>BAT</sub> -113 mV			

NOTE 3: The lowest supply voltage at which RESET becomes active.  $t_{r, VDD} \ge 15 \,\mu s/V$ 



SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	PARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	UNIT	
V		TPS3610U18		1.68	1.71	1.74			
VIT		TPS3610T50			4.46	4.55	4.64		
V(PFI)	Negative-going input threshold	PFI	FI $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$				1.17	V	
Vinovia	voltage (see Note 4)	TPS3610T50		2.33	2.4	2.47			
V <sub>(BOK)</sub>		TPS3610U18		1.55	1.6	1.65			
V <sub>(LL)</sub>		LOWLINE			V <sub>IT</sub> +1.2%	V <sub>IT</sub> +2%	V <sub>IT</sub> +2.8%	V	
			1.65 V < V <sub>IT</sub> < 2.5			20			
		VIT	$2.5 V < V_{IT} < 3.5$			40			
			3.5 V < V <sub>IT</sub> < 5.5			60			
			1.65 V < V <sub>(LL)</sub> < 2			20			
		LOWLINE	$2.5 V < V_{(LL)} < 3$			40			
V <sub>hys</sub>	Hysteresis		3.5 V < V <sub>(LL)</sub> < 5			60		mV	
TIY S			1.65 V < V <sub>(BOK)</sub>			20			
		BATTOK	2.5 V < V <sub>(BOK)</sub> <		40				
			3.5 V < V <sub>(BOK)</sub> < 5.5 V			60			
		PFI				12		l	
		VBSW (see Note 5)	V <sub>DD</sub> = 1.8 V			55			
Ι <sub>ΙΗ</sub>	High-level input current	WDI	$WDI = V_{DD} = 5 V$	1			150	μA	
۱ <sub>۱L</sub>	Low-level input current	(see Note 6)	WDI = 0 V,	V <sub>DD</sub> = 5 V			-150	μА	
lj	Input current	PFI, MSWITCH			-25		25	nA	
				V <sub>DD</sub> = 1.8 V			-0.3		
los	Short-circuit output current	PFO	$\overline{PFO} = 0 V$	PFO = 0 V V <sub>DD</sub> = 3.3 V			-1.1	mA	
				V <sub>DD</sub> = 5 V			-2.4		
			Vout = VDD				40		
DD	Supply current at V <sub>DD</sub>		V <sub>OUT</sub> = V <sub>BAT</sub>				40	μA	
I	Oursely summer -(1)/		V <sub>OUT</sub> = V <sub>DD</sub>		-0.1		0.1		
IBAT	Supply current at VBAT		$V_{OUT} = V_{BAT}$				0.5	μA	
l <sub>lkg</sub>	Leakage current at CEIN		Disable mode,	$V_{I} < V_{DD}$			±1	μΑ	
	V <sub>DD</sub> to V <sub>OUT</sub> on-resistance		$V_{DD} = 5 V$			0.6	1	0	
rDS(on)	VBAT to VOUT on-resistance		V <sub>BAT</sub> = 3.3 V			8	15	Ω	
Ci	Input capacitance		$V_I = 0 V \text{ to } 5 V$			5		pF	

NOTES: 4. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1  $\mu$ F) should be placed near to the supply terminals. 5. For Vpc < 1.6 V, Vpu = switches to Vp at regardless of Vp at

For V<sub>DD</sub> < 1.6 V, V<sub>OUT</sub> switches to V<sub>BAT</sub> regardless of V<sub>BAT</sub>
For details on how to optimize current consumption when using WDI. Refer to detailed description section, *watchdog.*



SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

## timing requirements at R<sub>L</sub> = 1 M $\Omega$ , C<sub>L</sub> = 50 pF, T<sub>A</sub> = -40°C to 85°C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>w</sub> Pulse width	At V <sub>DD</sub>	$V_{IH} = V_{IT} + 0.2 V$ , $V_{IL} = V_{IT} - 0.2 V$	6			μs	
		At WDI	$V_{DD} = V_{IT} + 0.2 \text{ V},  V_{IL} = 0.3 \times V_{DD},  V_{IH} = 0.7 \times V_{DD}$	100			ns

## switching characteristics at R<sub>L</sub> = 1 MΩ, C<sub>L</sub> = 50 pF, T<sub>A</sub> =–40°C to 85°C

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
td	Delay time		V <sub>DD</sub> > V <sub>IT</sub> +0.2 V	60	100	140	ms
t(tout)	Watchdog timeout		(see timing diagram	0.48	0.8	1.12	S
<sup>t</sup> PLH	Propagation (delay) time, low-to- high-level output	50% RESET to 50% CEOUT			15		μs
			V <sub>DD</sub> = 1.8 V		5	15	
		50% CEIN to 50% CEOUT,	V <sub>DD</sub> = 3.3 V		1.6	5	ns
	Brongastion (dolow) time, high to	$C_L = 50 \text{ pF}$ only (see Note 7)	V <sub>DD</sub> = 5 V		1	3	
<sup>t</sup> PHL	Propagation (delay) time, high-to- low-level output	V <sub>DD</sub> to RESET	V <sub>IL</sub> = V <sub>IT</sub> -0.2 V, V <sub>IH</sub> = V <sub>IT</sub> +0.2 V		2	5	
		PFI to PFO	VIL = V(PFI)-0.2 V, VIH = V(PFI)+0.2 V		3	5	μs
<sup>t</sup> t	Transition time	V <sub>DD</sub> to BATTON	$V_{IH} = V_{BAT} + 200 \text{ mV},$ $V_{IL} = V_{BAT} - 200 \text{ mV},$ $V_{BAT} < V_{IT}$			3	μs

NOTE 7: Specified by design


## **TYPICAL CHARACTERISTICS**

## **Table of Graphs**

			FIGURE
<sup>r</sup> DS(on)	Static drain-source on-state resistance (V <sub>DD</sub> to V <sub>OUT</sub> )	6	
	Static drain-source on-state resistance (V <sub>BAT</sub> to V <sub>OUT</sub> )	vs Output current	7
	Static drain-source on-state resistance	vs Input voltage at CEIN	8
IDD	Supply current	vs Supply voltage	9
VIT	Normalized threshold at RESET	vs Free-air temperature	10
VOH	High-level output voltage at RESET	11, 12	
	High-level output voltage at PFO	vs High-level output current	13, 14
	High-level output voltage at CEOUT	15, 16, 17, 18	
V <sub>OL</sub>	Low-level output voltage at RESET	19, 20	
	Low-level output voltage at CEOUT	vs Low-level output current	21, 22
	Low-level output voltage at BATTON		23, 24
<sup>t</sup> p(min)	Minimum Pulse Duration at VDD	vs Threshold overdrive at $V_{DD}$	25
<sup>t</sup> p(min)	Minimum Pulse Duration at PFI	vs Threshold overdrive at PFI	26




SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002






SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002








SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002






SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002





SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002





SLVS327B - DECEMBER 2000 - REVISED DECEMBER 2002






Figure 26





10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS3610T50PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3610T50	Samples
TPS3610T50PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3610T50	Samples
TPS3610U18PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3610U18	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated