ZHCS265G - OCTOBER 2011 - REVISED JANUARY 2013

双通道、限流、配电开关

查询样品: TPS2052C, TPS2062C, TPS2062C-2, TPS2066C, TPS2066C-2, TPS2060C, TPS2064C, TPS2064C-2, TPS2002C, TPS2003C

特性

- 双电源开关系列
- 0.5A, 1A, 1.5A, 2A 的额定电流
- 准确度为 ±20% 的电流限值容限
- 快速过流响应 2µs (典型值)
- 70mΩ(典型值)高侧 N 通道金属氧化物半导体场效应晶体管 (MOSFET)
- 工作电压范围: 4.5V 至 5.5V
- 去尖峰脉冲故障报告 (FLTx)
- 所选的具有 (TPS20xxC) 和不具有 (TPS20xxC-2) 输出放电的部件

- 反向电流阻断
- 内置软启动
- 与现有的**TI** 开关系列产品引脚到引脚相对应
- 环境温度范围: -40°C 至 85°C

应用范围

- USB 端口/集线器、笔记本、台式机
- 高清数字电视
- 机顶盒
- 短路保护功能

说明

TPS20xxC 和 TPS20xxC-2 双配电开关系列产品用于诸如 USB 等有可能遇到高电容负载和短路的应用。 这一系列产品为电流介于 0.5A 和 2A 之间的应用提供具有固定电流限值阀值的多种器件。

当输出负载超过电流限值阀值时,TPS20xxC 和 TPS20xxC-2 通过运行在恒定电流模式下来将输出电流限制在安全的水平上。 这就在所有条件下提供了一个可预计的故障电流。 当输出被短接时,快速过载响应时间减轻了主 5V 电源提供稳压电源的负担。 为了大大减少打开和关闭期间的电流冲击,电源开关的上升和下降次数受到控制。




Figure 1. TYPICAL APPLICATION

Table 1. Devices

RATED CURRENT	DEVICES				
RATED CURRENT	DEVICES	MSOP-8 (PowerPad™)	SON -10	SOIC-8	SON-8
0.5 A	TPS2052C	Active —		_	_
1 A	TPS2062C and 66C	Active and Active	_	Active and Active	_
1 A	TPS2062C-2 and 66C-2	— and Active	_	_	Active and —
1.5 A	TPS2060C and 64C	Active and Active	_	_	_
1.5 A	TPS2064C-2	Active	_	_	_
2 A	TPS2002C and 03C	_	Active and Active	_	_

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

ZHCS265G -OCTOBER 2011-REVISED JANUARY 2013

STRUMENTS

www.ti.com.cn



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DEVICE INFORMATION(1)(2)

MAXIMUM		OUTPUT	BASE PART	P.A	ACKAGE DEVICES a	nd MARKING	3)
OPERATING CURRENT	ENABLE	DISCHARGE	NUMBER	SOIC-8 (D)	MSOP-8 (DGN) PowerPAD™	SON-10 (DRC)	SON-8 (DRB)
0.5	High	Υ	TPS2052C	-	PYNI	-	_
1	Low	Υ	TPS2062C	2062C	VRBQ	-	_
1	Low	N	TPS2062C-2	_	-	-	PYVI
1	High	Υ	TPS2066C	2066C	VRDQ	-	-
1	High	N	TPS2066C-2	-	PYUI	-	_
1.5	Low	Υ	TPS2060C	_	VRAQ	-	-
1.5	High	Υ	TPS2064C	-	VRCQ	-	_
1.5	High	N	TPS2064C-2	-	PYTI	-	-
2	Low	Υ	TPS2002C	-	-	VREQ	_
2	High	Υ	TPS2003C	-	-	VRFQ	-

- For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI
 website at www.ti.com.
- (2) Package code for MSOP-8 is "DGN" and for SON is "DRC".
- (3) "-" indicates the device is not available in this package.

ABSOLUTE MAXIMUM RATINGS(1)(2)

		VA	LUE	UNIT	
		MIN MAX			
Voltage i	range on IN, OUTx, ENx or ENx, FLTx (3)	-0.3	6	V	
Voltage i	range from IN to OUT	-6	-6 6		
Maximum junction temperature, T _J Internally Limited				°C	
	Human Body Model		2	kV	
ESD	Charged Device Model		500	V	
	IEC 61000-4-2, Contact / Air ⁽⁴⁾		8 / 15	kV	

- (1) Absolute maximum ratings apply over recommended junction temperature range.
- (2) All voltages are with respect to GND unless otherwise noted.
- (3) See INPUT AND OUTPUT CAPACITANCE section.
- (4) V_{OUT} was surged on a PCB with input and output bypassing per Figure 1 (except input capacitor was 22 μF) with no device failure.

THERMAL INFORMATION

	THERMAL METRIC (1)(2)	D	DGN	DRC	DRB	LINUTC
	THERMAL METRIC	8 PINS	8 PINS	10 PINS	8-PINS	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	129.9	57.2	45.4	50.8	
θ_{JCtop}	Junction-to-case (top) thermal resistance	83.5	110.5	58	60.3	
θ_{JB}	Junction-to-board thermal resistance	70.4	60.7	21.1	26.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	36.6	7.8	1.9	2.1	· C/VV
ΨЈВ	Junction-to-board characterization parameter	66.9	24	21.3	26.5	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	14.3	9.1	9.8	

- (1) 有关传统和新的热 度量的更多信息,请参阅*IC 封装热度量*应用报告, SPRA953。
- (2) 有关该器件的基于印刷电路板 (PCB) 覆铜区的热评估信息, 请参阅TI PCB 热应力 计算。



RECOMMENDED OPERATING CONDITIONS

			MIN	NOM MAX	UNIT
V_{IN}	Input voltage, IN	4.5	5.5	\/	
V _{Enable}	Input voltage, ENx or ENx	0	5.5	V	
	TPS2052C		0.5		
	Continuous suput support OUT	TPS2062C, 62C-2, 66C, and 66C-2		1	
I _{OUTx}	Continuous ouput current, OUTx	TPS2060C, 64Cand 64C-2		1.5	A
		TPS2002C and 03C		2	
TJ	Operating junction temperature	-40	125	°C	
I _{FLTx}	Sink current into FLTx	Sink current into FLTx			

ELECTRICAL CHARACTERISTICS(1)

 $T_{.I} = T_A = 25^{\circ}C$, $V_{IN} = 5$ V, $V_{ENx} = V_{IN}$ or $V_{\overline{ENx}} = 0$ V (unless otherwise noted)

	PARAMETER	AMETER TEST CONDITIONS			TYP	MAX	UNIT
POWER	SWITCH						
		TPS2052C (0.5 A)	DGN		70	84	
		TPS2052C (0.5 A) -40°C ≤ (T _J , T _A) ≤ 85°C	DGN		70	95	
		TPS2062C, 66C, and 66C-2 (1 A)	DGN 70		70	84	
		TPS2062C, 66C, and 66C-2 (1 A), -40°C ≤ (T _J , T _A) ≤ 85°C	DGN		70	95	
		TPS2062C and 66C (1 A)	D		90	108	
r _{DS(on)}	On-resistance	TPS2062C and 66C (1 A), -40°C ≤ (T _J , T _A) ≤ 85°C	D		90	122	mΩ
D3(011)		TPS2062C-2 (1 A)	DRB		73	87	
		TPS2062C-2 (1 A) -40°C ≤ (T _J , T _A) ≤ 85°C	DRB		73	101	
		TPS2060C, 64C, and 64C-2 (1.5 A)			70	84	
		TPS2060C, 64C, and 64C-2 (1.5 A), T_A) \leq 85°C		70	95	5	
		TPS2002C and 03C (2 A)			70	84	
		TPS2002C and 03C (2 A), -40°C ≤ (T _J , T _A) ≤ 85°C		70	95	
CURRE	NT LIMIT		<u> </u>				
		TPS2052C (0.5 A)		0.75	1	1.25	
	Current limit See Figure 7	TPS2062C, 62C-2, 66C, and 66C-2	1.28	1.61	1.94	А	
los	Current limit, See Figure 7	TPS2060C, 64C, and 64C-2 (1.5 A)	1.83	2.29	2.75		
		TPS2002C and 03C (2 A)	2.55	3.15	3.77		
t _{iOS}	Short-circuit response time	V_{IN} = 5 V (see Figure 6), One-half full load \rightarrow R _(SHORT) = 50 m application to when current falls belo value	Ω, Measure from w 120% of final		2		μs
SUPPLY	CURRENT						
I _{SD}	Supply current, device disabled	$I_{(OUTx)} = 0 \text{ mA}$			0.01	1	
I _{S1E}	Supply current, single switch enabled	I _(OUTx) = 0 mA			60	75	
I _{S2E}	Supply current, both switches enabled	$I_{(OUTx)} = 0 \text{ mA}$			100	120	μA
I _{LKG}	Leakage current	V_{OUT} = 0 V, V_{IN} = 5.5 V, disabled, measured I_{VIN}			0.05	1	F
-	Reverse leakage current	$V_{OUT} = 5.5 \text{ V}, V_{IN} = 0 \text{ V}, \text{ measured } I_{C}$	DUTx		0.15	1	
OUTPUT	DISCHARGE						
R _{PD}	Output pull-down resistance ⁽²⁾	V _{IN} = V _(OUTx) = 5 V, disabled	TPS20xxC	400	470	600	Ω

Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature
These parameters are provided for reference only, and do not constitute part of Tl's published device specifications for purposes of Tl's product warranty.

ZHCS265G - OCTOBER 2011-REVISED JANUARY 2013

INSTRUMENTS

www.ti.com.cn

ELECTRICAL CHARACTERISTICS

 $-40^{\circ}\text{C} \le (\text{T}_{\text{J}} = \text{T}_{\text{A}}) \le 125^{\circ}\text{C}, 4.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}, \text{V}_{\text{ENx}} = \text{V}_{\text{IN}} \text{ or } \text{V}_{\overline{\text{ENx}}} = 0 \text{ V}, \text{I}_{\text{OUTx}} = 0 \text{ A}, \text{ typical values are at 5 V and } 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS ⁽¹)	MIN	TYP	MAX	UNIT
POWER	SWITCH						
		TPS2052C (0.5 A)	DGN		70	112	
		TPS2062C, 66C, and 66C-2 (1 A)	DGN		70	112	
_	0	TPS2062C and 66C (1 A)	D		90	135	0
r _{DS(on)}	On-resistance	TPS2062C-2 (1 A)	DRB		73	115	mΩ
		TPS2060C, 64C, and 64C-2 (1.5 A)	DGN		70	112	
		TPS2002C and 03C (2 A)	DRC		70	112	
ENABLI	E INPUT (ENx or ENx)						
V _{IH}	ENx (ENx), High-level input voltage	4.5 V ≤ VIN ≤ 5.5 V		2			
V _{IL}	ENx (ENx), Low-level input Voltage					0.8	V
	Hysteresis	V _{IN} = 5 V			0.14		
	Leakage current	V _{ENx} = 5.5 V or 0 V, V _{ENx} = 0 V or 5.5 V	V	-1	0	1	μA
+	Turn-on time (2)	V_{IN} = 5 V, C_L = 1 μF, R_L = 100 Ω, ENx ENx \downarrow , See Figure 4, Figure 5, and Fig					ms
t _{on}	rum-on ume	1 A, 1.5 A, 2 A Rated		1.4	1.9	2.4	1113
+	Turn-off time ⁽²⁾	$V_{IN} = 5 \text{ V}$, $C_L = 1 \mu\text{F}$, $R_L = 100 \Omega$, ENx $\overline{\text{EN}}$ \downarrow , See Figure 4, Figure 5, and Figure 1.					ms
t _{off}	rum-on ume	1 A, 1.5 A, 2 A Rated	1.95	2.60	3.25	1113	
		$C_L = 1 \mu F, R_L = 100 \Omega$, see Figure 3		2.00	0.20		
t _r	Rise time, output (2)	1 A, 1.5 A, 2 A Rated	0.58	0.82	1.15	ms	
		$C_L = 1 \mu F, R_L = 100 \Omega$, see Figure 3	0.00	0.02	1.10		
t_{f}	Fall time, output (2)	1 A, 1.5 A, 2 A Rated		0.33	0.47	0.66	ms
CURRE	NT LIMIT	,,				5.55	
		TPS2052C (0.5A)		0.7	1	1.3	
		TPS2062C, 62C-2, 66C, and 66C-2 (1	1.12	1.61	2.10	А	
los	Current-limit, See Figure 7	TPS2060C, 64C, and 64C-2 (1.5 A)	1.72	2.29	2.86		
		TPS2002C and 03C (2 A)	2.35	3.15	3.95		
t _{IOS}	Short-circuit response time	$V_{\text{IN}} = 5 \text{ V (see Figure 6), One-half full I} 50 m\Omega, measure from application to wheleow 120% of final value$			2		μs
SUPPLY	CURRENT						
I_{SD}	Supply current, switch disabled	Standard conditions, $I_{(OUTx)} = 0$ mA			0.01	10	
I _{S1E}	Supply current, single switch enabled	Standard conditions, $I_{(OUTx)} = 0$ mA				90	
I _{S2E}	Supply current, both switches enabled	Standard conditions, $I_{(OUTx)} = 0$ mA				150	μA
I _{LKG}	Leakage current	V_{OUT} = 0 V, V_{IN} = 5.5 V, disabled, measured I_{VIN} TPS20xxC-2			0.05		P
	Reverse leakage current	$V_{OUT} = 5.5 \text{ V}, V_{IN} = 0 \text{ V}, \text{ measured } I_{(OU)}$	Tx)		0.20		
UNDER	VOLTAGE LOCKOUT						
UVLO	Low-level input voltage, IN	VIN rising		3.4		4.0	V
	Hysteresis, IN				0.14		V
FLTx							
	Output low voltage, FLTx	$I_{\overline{(FLTx)}} = 1 \text{ mA}$				0.2	V
	Off-state leakage	V _(FLTx) = 5.5 V				1	μΑ
	FLTx deglitch (2)	FLTx overcurrent assertion and deasse	ertion	7	10	13	ms

⁽¹⁾ Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature

⁽²⁾ These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.



ELECTRICAL CHARACTERISTICS (continued)

 $-40^{\circ}\text{C} \le (\text{T}_{\text{J}} = \text{T}_{\text{A}}) \le 125^{\circ}\text{C}$, $4.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$, $\text{V}_{\text{ENx}} = \text{V}_{\text{IN}}$ or $\text{V}_{\overline{\text{ENx}}} = 0 \text{ V}$, $\text{I}_{\text{OUTx}} = 0 \text{ A}$, typical values are at 5 V and 25°C (unless otherwise noted)

PARAMETER	TEST CONDITION:	TEST CONDITIONS ⁽¹⁾		TYP	MAX	UNIT
OUTPUT DISCHARGE						
Output pull-down resistance (3)	V _{IN} = 5 V, V _{OUT} = 5 V, disabled	TPS20xxC	300	470	800	
	V _{IN} = 4 V, V _{OUT} = 5 V, disabled	V _{IN} = 4 V, V _{OUT} = 5 V, disabled TPS20xxC			1200	Ω
THERMAL SHUTDOWN					•	
Junction thermal shutdown threshold	In current limit	In current limit				°C
Junction thermal shutdown threshold	Not in current limit	Not in current limit				
Hysteresis				20		°C

(3) These parameters are provided for reference only, and do not constitute part of Tl's published device specifications for purposes of Tl's product warranty.




Figure 2. Output Rise / Fall Test Load



Figure 3. Power-On and Off Timing




Figure 4. Enable Timing, Active High Enable




Figure 5. Enable Timing, Active Low Enable




Figure 6. Output Short Circuit Parameters




Figure 7. Output Characteristic Showing Current Limit



FUNCTIONAL BLOCK DIAGRAM




Figure 8. TPS20xxC FUNCTIONAL BLOCK DIAGRAM




Figure 9. TPS20xxC-2 FUNCTIONAL BLOCK DIAGRAM

ZHCS265G -OCTOBER 2011-REVISED JANUARY 2013

DEVICE INFORMATION

PIN FUNCTIONS - MSOP-8 PACKAGES

NAME	TPS2052C TPS2066C TPS2066C-2 TPS2064C TPS2064C-2	TPS2062C TPS2060C	I/O	DESCRIPTION
GND	1	1	Pwr	Ground connection
IN	2	2	I	Input voltage and power-switch drain; connect a 0.1 μF or greater ceramic capacitor from IN to GND close to the IC
EN1	3	-	I	Enable input channel 1, logic high turns on power switch
EN1	-	3	I	Enable input channel 1, logic low turns on power switch
EN2	4	-	I	Enable input channel 2, logic high turns on power switch
EN2	-	4	I	Enable input channel 2, logic low turns on power switch
FLT2	5	5	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 2
OUT2	6	6	0	Power-switch output channel 2, connected to load
OUT1	7	7	0	Power-switch output channel 1, connected to load
FLT1	8	8	0	Active-low open-drain output, asserted during over-current, or overtemperature conditions on channel 1
PowerPAD™	PAD	PAD	Pwr	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PAD to GND plane as a heatsink.

PIN FUNCTIONS - SOIC-8 PACKAGES

NAME	TPS2066C	TPS2062C	I/O	DESCRIPTION
GND	1	1	Pwr	Ground connection
IN	2	2	I	Input voltage and power-switch drain; connect a 0.1 μF or greater ceramic capacitor from IN to GND close to the IC
EN1	3	-	I	Enable input channel 1, logic high turns on power switch
EN1	-	3	I	Enable input channel 1, logic low turns on power switch
EN2	4	-	I	Enable input channel 2, logic high turns on power switch
EN2	-	4	I	Enable input channel 2, logic low turns on power switch
FLT2	5	5	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 2
OUT2	6	6	0	Power-switch output channel 2, connected to load
OUT1	7	7	0	Power-switch output channel 1, connected to load
FLT1	8	8	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 1

PIN FUNCTIONS - SON-10 PACKAGES

NAME	TPS2003C	TPS2002C	I/O	DESCRIPTION
GND	1	1	Pwr	Ground connection
IN	2, 3	2, 3	I	Input voltage and power-switch drain; connect a 0.1 μF or greater ceramic capacitor from IN to GND close to the IC
EN1	4	_	I	Enable input channel 1, logic high turns on power switch
EN1	-	4	I	Enable input channel 1, logic low turns on power switch
EN2	5	_	I	Enable input channel 2, logic high turns on power switch
EN2	-	5	I	Enable input channel 2, logic low turns on power switch
FLT2	6	6	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 2
NC	7	7		No connect – leave floating.
OUT2	8	8	0	Power-switch output channel 2, connect to load
OUT1	9	9	0	Power-switch output channel 1, connect to load
FLT1	10	10	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 1
PowerPAD™	PAD	PAD	Pwr	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PAD to GND plane as a heatsink.



PIN FUNCTIONS - SON-8 PACKAGES

NAME	TPS2062C-2	1/0	DESCRIPTION
GND	1	Pwr	Ground connection
IN	2	I	Input voltage and power-switch drain; connect a 0.1 μF or greater ceramic capacitor from IN to GND close to the IC
EN1	3	I	Enable input channel 1, logic low turns on power switch
EN2	4	I	Enable input channel 2, logic low turns on power switch
FLT2	5	0	Active-low open-drain output, asserted during over-current, or over-temperature conditions on channel 2
OUT2	6	0	Power-switch output channel 2, connect to load
OUT1	7	0	Power-switch output channel 1, connect to load
FLT1	8	0	Active-low open-drain output, asserted during over-current, or over-temperature conditions on channel 1
PowerPAD™	PAD	Pwr	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PAD to GND plane as a heatsink.

TYPICAL CHARACTERISTICS




Figure 10. Test Circuit for System Operation in Typical Characteristics Section




Figure 11. TPS2062C Turn on Delay and Rise Time With 1-µF Load




Figure 12. TPS2062C Turn off Delay and Fall Time With 1-μF Load



TYPICAL CHARACTERISTICS (continued)




Figure 13. TPS2062C Turn on Delay and Rise Time With 150-μF Load




Figure 14. TPS2062C Turn off Delay and Fall Time With 150-µF Load




Figure 15. TPS2062C Enable Into Short




Figure 16. TPS2062C Inrush Current With Different Load Capacitance




Figure 17. TPS2062C Power Up - Enabled





Figure 18. TPS2062C Power Down - Enabled












Figure 20. TPS2062C Enable With 1-Ω Load




Figure 21. TPS2062C Enable/Disable into Output Short




Figure 22. TPS2062C Enable/Disable into 10-Ω Load




Figure 23. TPS2064C Enable into Short




Figure 24. TPS2064C Enable into 3.3 Ω and 150- $\!\mu F$ Laod



TYPICAL CHARACTERISTICS (continued)




Figure 25. TPS2064C Short Applied




Figure 26. TPS2003C Enable into Short




Figure 27. TPS2003C Enable into 2.5 Ω and 150- μ F Laod




Figure 28. Current Limit (I_{OS}) vs Temperature




Figure 29. Input - output Resistance (R_{DS(ON)}) vs Temperature




Figure 30. Supply Current (Device Disable) - I_{SD} vs Temperature



TYPICAL CHARACTERISTICS (continued)




Figure 31. Supply Current (Enable) - I_{SE} vs Temperature

ZHCS265G - OCTOBER 2011-REVISED JANUARY 2013

DETAILED DESCRIPTION

OVERVIEW

The TPS20xxC and TPS20xxC-2 dual are current-limited, power-distribution switches providing between 0.5 A and 2 A of continuous load current in 5-V circuits. These parts use N-channel MOSFETs for low resistance, maintaining output voltage load regulation. They are designed for applications where short circuits or heavy capacitive loads are encountered. Device features include UVLO, ON/OFF control (Enable), reverse blocking when disabled, output discharge when TPS20xxC disabled, overcurrent protection, overtemperature protection, and deglitched fault reporting. They are pin for pin with existing *TI Switch Portfolio*.

UNDERVOLTAGE LOCKOUT (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch when the input voltage is below the UVLO threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage drop from large current surges. FLTx is high impedance when the TPS20xxC and TPS20xxC-2 dual are in UVLO.

ENABLE (ENx or ENx)

The logic input of ENx or ENx disables all of the internal circuitry while maintaining the power switch OFF. The supply current of the device can be reduced to less than 1 µA when both switches are disabled. A logic low input on ENx or a logic high input on ENx enables the driver, control circuits, and power switch of corresponding channel.

The ENx or ENx input voltage is compatible with both TTL and CMOS logic levels. The FLTx is immediately cleared and the output discharge circuit is enabled when the device is disabled.

DEGLITCHED FAULT REPORTING

FLTx is an open-drain output that <u>asserts</u> (active low) during an overcurrent or overtemperature condition on each corresponding channel. The FLTx output remains asserted until the fault condition is removed or the channel is disabled. The TPS20xxC and TPS20xxC-2 dual eliminates false FLTx reporting by using internal delay circuitry after entering or leaving an overcurrent condition. The "deglitch" time is typically 10 ms. This ensures that FLTx is not accidentally asserted under overcurrent conditions with a <u>short</u> time, such as starting into a heavy capacitive load. Over temperature conditions are not deglitched. The FLTx pin is high impedance when the device is disabled and in undervoltage lockout (UVLO). The fault circuits are independent so that another channel continues to operate when one channel is in a fault condition.

OVERCURRENT PROTECTION

The TPS20xxC and TPS20xxC-2 dual responds to overloads by limiting each channel output current to the static I_{OS} levels shown in the *Electrical Characteristics* table. When an overload condition is present, the device maintains a constant current (I_{OS}) and reduces the output voltage accordingly, with the output voltage falling to (I_{OS} x R_{SHORT}). Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before voltage is applied to IN. The device senses over-current and immediately switches into a constant-current output. In the second condition, a short or an overload occurs while the device is enabled. At the instant a short -circuit occurs, high currents may flow for several microseconds (t_{IOS}) before the current-limit circuit reacts. The device operates in constant-current mode after the current-limit circuit has responded. In the third condition, the load is increased gradually beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached. The devices are capable of delivering current up to the current-limit threshold without damage. Once the threshold is reached, the device switches into constant-current mode. For all of the above three conditions, the device may begin thermal cycling if the overcurrent condition persists.

ZHCS265G -OCTOBER 2011-REVISED JANUARY 2013



www.ti.com.cn

OVERTEMPERATURE PROTECTION

The TPS20xxC and TPS20xxC-2 dual includes per channel overtemperature protection circuitry, which activates at 135°C (min) junction temperature while in current limit. There is an overall thermal shutdown of 155°C (min) junction temperature when the TPS20xxC and TPS20xxC-2 dual are not in current limit. The device remains off until the junction temperature cools 20°C and then restarts. Thermal shutdown may occur during an overload due to the relatively large power dissipation [($V_{IN} - V_{OUT}$) × I_{OS}] driving the junction temperature up. The power switch cycles on and off until the fault is removed. This topology allows one channel to continue normal operation even if the other channel is in an over-temperature condition.

SOFTSTART, REVERSE BLOCKING AND DISCHARGE OUTPUT

The power MOSFET driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges on the input supply, and provides built-in soft-start functionality.

The TPS20xxC and TPS20xxC-2 dual power switch will block current from OUT to IN when turned off by the UVLO or disabled.

The TPS20xxC dual includes an output discharge function on each channel. A 470Ω (typ.) discharge resistor will dissipate stored charge and leakage current on OUTx when the device is in UVLO or disabled. However as this circuit is biased from IN, the output discharge will not be active when IN voltage is close to 0 V.

The TPS20xxC-2 does not have this function. The output is be controlled by an external loadings when the device is in ULVO or disabled.



APPLICATION INFORMATION

INPUT AND OUTPUT CAPACITANCE

Input and output capacitance improves the performance of the device. For all applications, a 0.1 μ F or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise de-coupling. The actual capacitance should be optimized for the particular application. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce the overshoot voltage from exceeding the absolute maximum voltage of the device during heavy transients.

A 120 μ F minimum output capacitance is required when implementing USB standard applications. Typically this uses a 150 μ F electrolytic capacitor. If the application does not require 120 μ F of output capacitance, a minimum of 10 μ F ceramic capacitor on the output is recommended in order to reduce the transient negative voltage on OUTx pin caused by load inductance during a short circuit. The transient negative voltage should be less than 1.5 V for 10 μ s.

POWER DISSIPATION AND JUNCTION TEMPERATURE

It is good design practice to estimate power dissipation and maximum expected junction temperature of the TPS20xxC and TPS20xxC-2 dual. The system designer can control choices of package, proximity to other power dissipating devices, and printed circuit board (PCB) design based on these calculations. These have a direct influence on maximum junction temperature. Other factors such as airflow and maximum ambient temperature are often determined by system considerations.

Addition of extra PCB copper area around these devices is recommended to reduce the thermal impedance and maintain the junction temperature as low as practical.

The following procedure requires iteration because power loss is due to the two internal MOSFETs 2 \times $I^2 \times r_{DS(on)}$, and $r_{DS(on)}$ is a function of the junction temperature. As an initial estimate, use the $r_{DS(on)}$ at 125°C from the typical characteristics, and the preferred package thermal resistance for the preferred board construction from the thermal parameters section.

$$T_J = T_A + [(2 \times I_{OUT}^2 \times r_{DS(on)} \times \theta_{JA}]$$

Where:

 I_{OUT} = rated OUT pin current (A)

 $r_{DS(on)}$ = Power switch on-resistance at an assumed $T_{J}(\Omega)$

 $T_A = Maximum ambient temperature (°C)$

 T_1 = Maximum junction temperature (°C)

 θ_{JA} = Thermal resistance (°C/W)

If the calculated T_J is substantially different from the original assumption, look up a new value of $r_{DS(on)}$ and recalculate.

If the resulting T_J is not less than 125°C, try a PCB construction and/or package with lower θ_{JA} .



REVISION HISTORY

Changes from Original (October 2011) to Revision A	Page
 Changed devices TPS2062C and TPS2066C MSOP-8 package From: Preview to Active 	1
Changed the I _{OS} current limit values for TPS2062C and 66C (1 A)	3
Changed the I _{OS} current limit values for TPS2062C/66C (1 A).	4
Changes from Revision A (March 2012) to Revision B	Page
Changed device TPS2060C MSOP-8 package From: Preview To: Active	1
Changes from Revision B (March 2012) to Revision C	Page
Changed devices TPS2062C and TPS2066C SOIC-8 package From: Preview To: Active	1
• Changed the TPS2062C and 66C $r_{DS(on)}$ D package TYP value From: 84 to 90 m Ω and added the	MAX value 3
• Changed the TPS2062C and 66C $r_{DS(on)}$ D package TYP value From: 84 to 90 m Ω	4
Changes from Revision C (June 2012) to Revision D	Page
Changed the Device Information table, Package Devices and Marking columns	2
Changes from Revision D (July 2012) to Revision E	Page
Changed devices TPS2002C and TPS2003C SON-10 package From: Preview To: Active	
 Changed the I_{OS} current limit values for TPS2002C and 03C (2 A). 	3
Corrected Note 2 references in the ELECTRICAL CHARACTERISTICS table	4
Changed the I _{OS} current limit values for TPS2002C and 03C (2 A).	4
Changes from Revision E (August 2012) to Revision F	Page
● 将特性从 1A,1.5A,2A 的额定电流改为:0.5A,1A,1.5A,2A 的额定电流	1
● 将特性从:禁用时输出放电改为:所选的具有 (TPS20xxC) 和不具有 (TPS20xxC-2)输出放电的部件	F 1
Added DRB pin option	1
 Added TPS2052C, TPS2062C-2, TPS2064C-2, and TPS2066C-2 devices to Table 1 	1
 Added TPS2052C, TPS2062C-2, TPS2064C-2, and TPS2066C-2 devices to 	2
 Added TPS2052C, TPS2062C-2, TPS2064C-2, and TPS2066C-2 devices to RECOMMENDED O CONDITIONS table 	
Added TPS2052C and TPS2066C-2 devices to r _{DS(on)}	3
Added the TPS2052C and TPS2064C-2 devices to I _{OS}	3
Added Leakage Current	3
Added TPS2052C and TPS2066C-2 devices to r _{DS(on)}	4
Added the TPS2052C and TPS2064C-2 devices to I _{OS}	4
Added Leakage Current	4
 Added text to the SOFTSTART, REVERSE BLOCKING AND DISCHARGE OUTPUT section 	14
Added last paragraph in the DISCHARGE OUTPUT section	14



TPS2052C, TPS2062C, TPS2062C-2 TPS2066C, TPS2066C-2, TPS2060C, TPS2064C TPS2064C-2, TPS2002C, TPS2003C

www.ti.com.cn

ZHCS265G -OCTOBER 2011-REVISED JANUARY 2013

CI	hanges from Revision F (November 2012) to Revision G	Page
•	Changed device TPS2062C-2 SON-8 packages From: Preview To: Active.	1
•	Changed devices TPS2066C-2, and TPS2064C-2 MSOP-8 package From: Preview To: Active	1





30-Sep-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2002CDRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VFEQ	Samples
TPS2002CDRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VFEQ	Samples
TPS2003CDRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VRFQ	Samples
TPS2003CDRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VRFQ	Samples
TPS2052CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYNI	Samples
TPS2052CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYNI	Samples
TPS2060CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRAQ	Samples
TPS2060CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRAQ	Samples
TPS2062CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2062C	Samples
TPS2062CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRBQ	Samples
TPS2062CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRBQ	Samples
TPS2062CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2062C	Samples
TPS2062CDRBR-2	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYVI	Samples
TPS2062CDRBT-2	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYVI	Samples
TPS2064CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRCQ	Samples
TPS2064CDGN-2	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYTI	Samples
TPS2064CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRCQ	Samples



PACKAGE OPTION ADDENDUM

30-Sep-2014

Orderable Device	Status	Package Type	_	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS2064CDGNR-2	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYTI	Samples
TPS2065CDBVR-2	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYQI	Samples
TPS2065CDBVT-2	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYQI	Samples
TPS2065CDGN-2	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYRI	Samples
TPS2065CDGNR-2	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYRI	Samples
TPS2066CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2066C	Samples
TPS2066CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRDQ	Samples
TPS2066CDGN-2	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYUI	Samples
TPS2066CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRDQ	Samples
TPS2066CDGNR-2	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYUI	Samples
TPS2066CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2066C	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

30-Sep-2014

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2017


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2002CDRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2002CDRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2003CDRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2003CDRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2052CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2060CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2062CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2062CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2062CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2062CDRBR-2	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2062CDRBT-2	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2064CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2017

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2064CDGNR-2	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2065CDBVR-2	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2065CDBVT-2	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TPS2065CDGNR-2	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2066CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2066CDGNR-2	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2066CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2002CDRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS2002CDRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS2003CDRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS2003CDRCT	VSON	DRC	10	250	210.0	185.0	35.0



PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2017

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2052CDGNR	MSOP-PowerPAD	DGN	8	2500	366.0	364.0	50.0
TPS2060CDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
TPS2062CDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
TPS2062CDR	SOIC	D	8	2500	367.0	367.0	35.0
TPS2062CDR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2062CDRBR-2	SON	DRB	8	3000	367.0	367.0	35.0
TPS2062CDRBT-2	SON	DRB	8	250	210.0	185.0	35.0
TPS2064CDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
TPS2064CDGNR-2	MSOP-PowerPAD	DGN	8	2500	366.0	364.0	50.0
TPS2065CDBVR-2	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS2065CDBVT-2	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS2065CDGNR-2	MSOP-PowerPAD	DGN	8	2500	366.0	364.0	50.0
TPS2066CDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
TPS2066CDGNR-2	MSOP-PowerPAD	DGN	8	2500	366.0	364.0	50.0
TPS2066CDR	SOIC	D	8	2500	340.5	338.1	20.6



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No—Lead (SON) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present



DRC (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

DRC (S-PVSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD




NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



DRB (S-PVSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206340-2/T 08/15

NOTE: All linear dimensions are in millimeters



DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



- : A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for solder mask tolerances.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas Instruments.



DGN (S-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD $^{\text{M}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206323-2/1 12/11

NOTE: All linear dimensions are in millimeters



DGN (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 己认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且应全权负责并确保应用的安全性,及设计人员的应用(包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够(1)预见故障的危险后果,(2)监视故障及其后果,以及(3)降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何应用前,将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI资源"),旨在帮助设计人员开发整合了 TI 产品的 应用, 如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、访问或使用任何特定的 TI资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定 TI资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时, 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备,除非己由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备)。此类设备包括但不限于,美国食品药品监督管理局认定为 III 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的应用选择适合的 产品, 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2017 德州仪器半导体技术(上海)有限公司