
1.4

1.2

- Micro-Power Operation . . . < 1 µA/Channel
- Input Common-Mode Range Exceeds the Rails . . . -0.1 V to V<sub>CC</sub> + 5 V
- **Reverse Battery Protection Up To 18 V**
- **Rail-to-Rail Input/Output**
- Gain Bandwidth Product ... 5.5 kHz
- Supply Voltage Range ... 2.5 V to 16 V
- **Specified Temperature Range**  $- T_A = 0^{\circ}C$  to  $70^{\circ}C \dots$  Commercial Grade  $- T_A = -40^{\circ}C$  to  $125^{\circ}C \dots$  Industrial Grade
- **Ultrasmall Packaging** - 5-Pin SOT-23 (TLV2401)
  - 8-Pin MSOP (TLV2402)
- Universal OpAmp EVM (Refer to the EVM Selection Guide SLOU060)

#### description

The TLV240x family of single-supply operational amplifiers has the lowest supply current available today at only 880 nA per channel. Reverse battery protection guards the amplifier from an overcurrent condition due to improper battery installation. For harsh environments, the inputs can be taken 5 V above the positive supply rail without damage to the device.



CC – Supply Current –  $\mu$  A/Ch 1.0 0.8 0.6 0.4 0.2 0 0 2 4 6 8 10 12 14 16 V<sub>CC</sub> – Supply Voltage – V

The low supply current is coupled with extremely low input bias currents enabling them to be used with mega- $\Omega$ resistors making them ideal for portable, long active life, applications. DC accuracy is ensured with a low typical offset voltage as low as 390  $\mu$ V, CMRR of 120 dB and minimum open loop gain of 130 V/mV at 2.7 V.

The maximum recommended supply voltage is as high as 16 V and ensured operation down to 2.5 V, with electrical characteristics specified at 2.7 V, 5 V and 15 V. The 2.5-V operation makes it compatible with Li-Ion battery-powered systems and many micro-power microcontrollers available today including TI's MSP430.

All members are available in PDIP and SOIC with the singles in the small SOT-23 package, duals in the MSOP, and quads in TSSOP.

DEVICE	V <sub>CC</sub> (V)	V <sub>IO</sub> (mV)	BW (MHz)	SLEW RATE (V/µs)	l <sub>CC</sub> /ch (μΑ)	RAIL-TO-RAIL
TLV240x‡	2.5–16	0.390	0.005	0.002	0.880	I/O
TLV224x	2.5–12	0.600	0.005	0.002	1	I/O
TLV2211	2.7–10	0.450	0.065	0.025	13	0
TLV245x	2.7–6	0.020	0.22	0.110	23	I/O
TLV225x	2.7–8	0.200	0.2	0.12	35	0

#### SELECTION OF SINGLE SUPPLY OPERATIONAL AMPLIFIER PRODUCTS<sup>†</sup>

<sup>†</sup> All specifications are typical values measured at 5 V.

<sup>‡</sup> This device also offers 18-V reverse battery protection and 5-V over-the-rail operation on the inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright © 2000, Texas Instruments Incorporated

## TLV2401, TLV2402, TLV2404 FAMILY OF 880-nA/Ch RAIL-TO-RAIL INPUT/OUTPUT **OPERATIONAL AMPLIFIERS WITH REVERSE BATTERY PROTECTION**

SLOS244B - FEBRUARY 2000 - REVISED NOVEMBER 2000

#### **TLV2401 AVAILABLE OPTIONS**

			PACKAGED DEVICES			
TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE <sup>†</sup> (D)	SOT-23 <sup>†</sup> (DBV)	SYMBOLS	PLASTIC DIP (P)	
0°C to 70°C	1500 μV	TLV2401CD	TLV2401CDBV	VAWC	—	
-40°C to 125°C	1500 μν	TLV2401ID	TLV2401IDBV	VAWI	TLV2401IP	

<sup>†</sup>This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2401CDR).

#### **TLV2402 AVAILABLE OPTIONS**

TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE <sup>†</sup> (D)	MSOP† (DGK)	SYMBOLS	PLASTIC DIP (P)
0°C to 70°C	1500 μV	TLV2402CD	TLV2402CDGK	XXTIAIX	—
-40°C to 125°C	1500 μν	TLV2402ID	TLV2402IDGK	xxTIAIY	TLV2402IP

<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2402CDR).


#### **TLV2404 AVAILABLE OPTIONS**

	N/	PA	CKAGED DEVICES	
ТА	TA VIOMAX AT 25°C SMALI		PLASTIC DIP (N)	TSSOP (PW)
0°C to 70°C	1500)/	TLV2404CD	TLV2404CN	TLV2404CPW
-40°C to 125°C	1500 μV	TLV2404ID	TLV2404IN	TLV2404IPW

<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2404CDR).


#### **TLV240x PACKAGE PINOUTS**

TLV2401



	D OR P PACKAGE (TOP VIEW)						
NC IN – IN + GND	$\begin{array}{c}1^{\circ}\\2\\3\\4\end{array}$	8 7 - 6 5		NC V <sub>CC</sub> OUT NC			

TLV2404 D, N, OR PW PACKAGE (TOP VIEW)



TLV2402

D, DGK, OR P PACKAGE

10UT L 🞞 40UT  $1IN - \Gamma T$ 2 13 1 4IN-1IN+ 🗖 3-12 1 4IN+ 4 V<sub>CC</sub> 11 GND 5 10 🖽 3IN+ 2IN+

6

2IN-

20UT 🗖

9

8

🖵 31N-

🎞 ЗОИТ

NC - No internal connection



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> (see Note 1) Differential input voltage range, V <sub>ID</sub> Input current range, I <sub>I</sub> (any input)	±20 V
Output current range, IO	
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : C suffix	0°C to 70°C
I suffix	–40°C to 125°C
Maximum junction temperature, T <sub>J</sub>	150°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to GND

PACKAGE			$T_A \le 25^{\circ}C$ POWER RATING	T <sub>A</sub> = 125°C POWER RATING				
D (8)	38.3	176	710 mW	142 mW				
D (14)	26.9	122.6	1022 mW	204.4 mW				
DBV (5)	55	324.1	385 mW	77.1 mW				
DGK (8)	54.2	259.9	481 mW	96.2 mW				
N (14)	32	78	1600 mW	320.5 mW				
P (8)	41	104	1200 mW	240.4 mW				
PW (14)	29.3	173.6	720 mW	144 mW				

#### DISSIPATION RATING TABLE

#### recommended operating conditions

		MIN	MAX	UNIT
	Single supply	2.5	16	V
Supply voltage, V <sub>CC</sub>	Split supply	±1.25	±8	v
Common-mode input voltage range, VICR		-0.1	V <sub>CC</sub> +5 V	
	C-suffix	0	70	°C
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	125	



electrical characteristics at recommended operating conditions,  $V_{CC}$  = 2.7, 5 V, and 15 V (unless otherwise noted)

#### dc performance

	PARAMETER	TEST CONDITIO	NS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT	
Vie	Input offect veltoge	$V_{O} = V_{CC}/2 V,$		25°C		390	1200		
VIO	Input offset voltage	$V_{IC} = V_{CC}/2 V,$		Full range			1500	μV	
ανιο	Offset voltage draft	R <sub>S</sub> = 50 Ω		25°C		3		μV/°C	
				25°C	63	120			
			V <sub>CC</sub> = 2.7 V	Full range	60				
CMDD	Common mode rejection ratio	KS = 50 12	$V_{IC} = 0$ to $V_{CC}$ ,		25°C	70	120		-ID
CMRR	Common-mode rejection ratio		V <sub>CC</sub> = 5 V	Full range	63			dB	
				25°C	80	120			
			V <sub>CC</sub> = 15 V	Full range	75				
			B. 500 kO	25°C	130	400			
		$V_{CC} = 2.7 \text{ V},  V_{O(pp)} = 1 \text{ V},$	K <sup>–</sup> = 200 K75	Full range	30				
A	Large-signal differential voltage		D. 500 kg	25°C	300	1000			
AVD	amplification	$V_{CC} = 5 V$ , $V_{O(pp)} = 3 V$ , F	K <sup>–</sup> = 200 K75	Full range	100			V/mV	
			D. 500 kO	25°C	1000	1800			
		$V_{CC} = 15 \text{ V},  V_{O(pp)} = 6 \text{ V},$	кГ = 200 к75	Full range	120				

<sup>†</sup> Full range is 0°C to 70°C for the C suffix and -40°C to 125°C for the I suffix. If not specified, full range is -40°C to 125°C.

#### input characteristics

	PARAMETER	TEST CONDITI	TEST CONDITIONS		MIN	TYP	MAX	UNIT
				25°C		25	250	
IIO	Input offset current		TLV240xC	Full range			300	pА
			TLV240xI	Fuillange			400	
				25°C		100	300	
I <sub>IB</sub>	Input bias current		TLV240xC	Full range			350	pА
			TLV240xI	Fuillange			900	
ri(d)	Differential input resistance			25°C		300		MΩ
C <sub>i(c)</sub>	Common-mode input capacitance	f = 100 kHz		25°C		3		pF

<sup>†</sup> Full range is 0°C to 70°C for the C suffix and -40°C to 125°C for the I suffix. If not specified, full range is -40°C to 125°C.



## electrical characteristics at recommended operating conditions, $V_{CC}$ = 2.7, 5 V, and 15 V (unless otherwise noted) (continued)

#### output characteristics

	PARAMETER	TEST CON	DITIONS	т <sub>А</sub> †	MIN	TYP	MAX	UNIT
			$\lambda = 27 \lambda$	25°C	2.65	2.68		
			V <sub>CC</sub> = 2.7 V	Full range	2.63			
		$V_{IC} = V_{CC}/2,$	V <sub>CC</sub> = 5 V	25°C	4.95	4.98		
		$V_{IC} = V_{CC}/2,$ $I_{OH} = -2 \ \mu A$	vCC = 2 v	Full range	4.93			
			V <sub>CC</sub> = 15 V	25°C	14.95	14.98		
Val	V <sub>OH</sub> High-level output voltage		VCC = 15 V	Full range	14.93			V
⊻ОН		$V_{IC} = V_{CC}/2,$	V <sub>CC</sub> = 2.7 V	25°C	2.62	2.65		
				Full range	2.6			
			$V_{IC} = V_{CC}/2,$ $I_{OH} = -50 \mu A$ $V_{CC} = 5$	V <sub>CC</sub> = 5 V	25°C	4.92	4.95	
		IOH = -50 μA	vCC = 3 v	Full range	4.9			
			V a a - 15 V	25°C	14.92	14.95		
			V <sub>CC</sub> = 15 V	Full range	14.9			
				25°C		90	150	
Vai		$V_{IC} = V_{CC}/2$ , Ic	JL = 2 μΑ	Full range			180	
VOL	Low-level output voltage			25°C		180	230	mV
		$V_{IC} = V_{CC}/2$ , $I_{OL} = 50 \mu\text{A}$		Full range			260	
lO	Output current	$V_{O} = 0.5 V$ from	rail	25°C		±200		μA

<sup>†</sup> Full range is 0°C to 70°C for the C suffix and -40°C to 125°C for the I suffix. If not specified, full range is -40°C to 125°C.

#### power supply

	PARAMETER	TEST CO	NDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
			$V_{00} = 27 V_{0} = 5 V_{0}$	25°C		880	950	
	Supply current (per channel)	V V /0	$V_{CC} = 2.7 V \text{ or } 5 V$	Full range			1290	nA
l'cc	Supply current (per channel)	$V_{O} = V_{CC}/2$	V <sub>CC</sub> = 15 V	25°C		900	990	ΠA
				Full range			1350	
	Reverse supply current	$V_{CC} = -18 \text{ V}, \text{ V}_{IN}$ V <sub>O</sub> = Open circuit	$V_{CC} = -18 \text{ V},  V_{IN} = 0 \text{ V},$ $V_O = \text{Open circuit}$			50		nA
		$V_{CC} = 2.7 \text{ to } 5 \text{ V},$		25°C	100	120		dB
	5	$V_{IC} = V_{CC}/2 V,$	TLV240xC		96			αв
PSRR	Power supply rejection ratio $(\Delta V_{CC}/\Delta V_{IO})$	No load,	TLV240xI	Full range	85			dB
		V <sub>CC</sub> = 5 to 15 V,	$V_{IC} = V_{CC}/2 V,$	25°C	100	120		dB
		No load		Full range	100			uБ

<sup>†</sup> Full range is 0°C to 70°C for the C suffix and -40°C to 125°C for the I suffix. If not specified, full range is -40°C to 125°C.



electrical characteristics at recommended operating conditions,  $V_{CC}$  = 2.7, 5 V, and 15 V (unless otherwise noted) (continued)

#### dynamic performance

	PARAMETER	TEST CONDITION	S	TA	MIN TYP	MAX	UNIT	
UGBW	Unity gain bandwidth	R <sub>L</sub> = 500 kΩ,	C <sub>L</sub> = 100 pF	25°C	5.5		kHz	
SR	Slew rate at unity gain	$V_{O(pp)} = 0.8 \text{ V}, \qquad \text{R}_{L} = 500 \text{ k}\Omega,$	C <sub>L</sub> = 100 pF	25°C	2.5		V/ms	
φM	Phase margin	$R_{I} = 500 k\Omega$ , $C_{I} = 100 pF$		25°C	60°			
	Gain margin	$R_{L} = 500 \text{ k}\Omega_{2}, \qquad C_{L} = 100 \text{ pF}$		25-0	15		dB	
			0.1%	25°C	1.84			
t <sub>S</sub> Settling time	$V_{CC} = 15 V,$	0.1%	25.0	6.1		ms		
		$ \begin{array}{ll} V(\text{STEP})\text{PP} = 1 \ \text{V}, & \text{C}_L = 100 \ \text{pF}, \\ \text{A}_V = -1, & \text{R}_L = 100 \ \text{k}\Omega \end{array} $	0.01%		32			

#### noise/distortion performance

	PARAMETER	TEST CONDITIONS	Тд	MIN	TYP	MAX	UNIT	
	Equivalant input poice valtage	f = 10 Hz			800		nV/√Hz	
Vn	Equivalent input noise voltage	f = 100 Hz	25°C		500			
In	Equivalent input noise current	f = 100 Hz			8		fA/√Hz	




#### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**

			FIGURE
VIO	Input Offset Voltage	vs Common-mode input voltage	1, 2, 3
lin.	Input Bias Current	vs Free-air temperature	4, 6, 8
IB	input bias Current	vs Common-mode input voltage	5, 7, 9
line .	Input Offset Current	vs Free-air temperature	4, 6, 8
10	input Onset Current	vs Common-mode input voltage	5, 7, 9
CMRR	Common-mode rejection ratio	vs Frequency	10
VOH	High-level output voltage	vs High-level output current	11, 13, 15
V <sub>OL</sub>	Low-level output voltage	vs Low-level output current	12, 14, 16
VO(PP)	Output voltage peak-to-peak	vs Frequency	17
Z <sub>O</sub>	Output impedance	vs Frequency	18
ICC	Supply current	vs Supply voltage	19
PSRR	Power supply rejection ratio	vs Frequency	20
AVD	Differential voltage gain	vs Frequency	21
	Phase	vs Frequency	21
	Gain-bandwidth product	vs Supply voltage	22
SR	Slew rate	vs Free-air temperature	23
<sup>¢</sup> m	Phase margin	vs Capacitive load	24
	Gain margin	vs Capacitive load	25
	Supply current	vs Reverse voltage	26
	Voltage noise over a 10 Second Period		27
	Large signal follower pulse response		28, 29, 30
	Small signal follower pulse response		31
	Large signal inverting pulse response		32, 33, 34
	Small signal inverting pulse response		35
	Crosstalk	vs Frequency	36






#### TYPICAL CHARACTERISTICS





#### **TYPICAL CHARACTERISTICS**



NSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

#### **TYPICAL CHARACTERISTICS**







10k

1k

#### **TYPICAL CHARACTERISTICS**





t – Time – ms


Figure 30

SUPPLY CURRENT




#### TYPICAL CHARACTERISTICS


#### SMALL SIGNAL FOLLOWER PULSE RESPONSE




LARGE SIGNAL INVERTING PULSE RESPONSE




SMALL SIGNAL INVERTING PULSE RESPONSE






LARGE SIGNAL INVERTING PULSE RESPONSE



CROSSTALK vs FREQUENCY





#### APPLICATION INFORMATION

#### reverse battery protection

The TLV2401/2/4 are protected against reverse battery voltage up to 18 V. When subjected to reverse battery condition the supply current is typically less than 100 nA at 25°C (inputs grounded and outputs open). This current is determined by the leakage of 6 Schottky diodes and will therefore increase as the ambient temperature increases.

When subjected to reverse battery conditions and negative voltages applied to the inputs or outputs, the input ESD structure will turn on—this current should be limited to less than 10 mA. If the inputs or outputs are referred to ground, rather than midrail, no extra precautions need be taken.

#### common-mode input range

The TLV2401/2/4 has rail-to-rail input and outputs. For common-mode inputs from -0.1 V to V<sub>CC</sub> -0.8 V a PNP differential pair will provide the gain.

For inputs between  $V_{CC}$  – 0.8 V and  $V_{CC}$ , two NPN emitter followers buffering a second PNP differential pair provide the gain. This special combination of NPN/PNP differential pair enables the inputs to be taken 5 V above the rails, because as the inputs go above  $V_{CC}$ , the NPNs switch from functioning as transistors to functioning as diodes. This will lead to an increase in input bias current. The second PNP differential pair continues to function normally as the inputs exceed  $V_{CC}$ .

The TLV2401/2/4 has a negative common-input range that exceeds ground by 100 mV. If the inputs are taken much below this, reduced open loop gain will be observed with the ultimate possibility of phase inversion.

#### offset voltage

The output offset voltage, ( $V_{OO}$ ) is the sum of the input offset voltage ( $V_{IO}$ ) and both input bias currents ( $I_{IB}$ ) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 37. Output Offset Voltage Model



244B – FEBRUARY 2000 – REVISED NOVEMBER 2000

#### APPLICATION INFORMATION

#### general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 38).




Figure 38. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 39. 2-Pole Low-Pass Sallen-Key Filter



#### **APPLICATION INFORMATION**

#### circuit layout considerations

To achieve the levels of high performance of the TLV240x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and
  output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets can be used but are not recommended. The additional lead inductance in the socket pins
  will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
  is the best implementation.
- Short trace runs/compact part placements Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high
  performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
  kept as short as possible.



#### APPLICATION INFORMATION

#### general power dissipation considerations

For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 40 and is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{M}\mathsf{A}\mathsf{X}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{J}\mathsf{A}}}\right)$$

Where:

PD = Maximum power dissipation of THS240x IC (watts)


 $T_{MAX}$  = Absolute maximum junction temperature (150°C)

= Free-ambient air temperature (°C) TA

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  = Thermal coefficient from junction to case

 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)






Figure 40. Maximum Power Dissipation vs Free-Air Temperature




#### **APPLICATION INFORMATION**


#### macromodel information

Macromodel information provided was derived using Microsim *Parts*<sup>TM</sup> Release 8, the model generation software used with Microsim *PSpice*<sup>TM</sup>. The Boyle macromodel (see Note 2) and subcircuit in Figure 41 are generated using the TLV240x typical electrical and operating characteristics at  $T_A = 25^{\circ}$ C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit







PSpice and Parts are trademarks of MicroSim Corporation.





17-Mar-2017

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV2401CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2401C	Samples
TLV2401CDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VAWC	Samples
TLV2401CDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VAWC	Samples
TLV2401CDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VAWC	Samples
TLV2401CDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VAWC	Samples
TLV2401CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2401C	Samples
TLV2401CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2401C	Samples
TLV2401ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	24011	Samples
TLV2401IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAWI	Samples
TLV2401IDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAWI	Samples
TLV2401IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAWI	Samples
TLV2401IDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAWI	Samples
TLV2401IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	24011	Samples
TLV2401IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	24011	Samples
TLV2401IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLV2401I	Samples
TLV2401IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLV2401I	Samples
TLV2402CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2402C	Samples



## PACKAGE OPTION ADDENDUM

17-Mar-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2402CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2402C	Samples
TLV2402CDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AIX	Samples
TLV2402CDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AIX	Samples
TLV2402CDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AIX	Samples
TLV2402CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2402C	Samples
TLV2402ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	24021	Samples
TLV2402IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	24021	Samples
TLV2402IDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AIY	Samples
TLV2402IDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AIY	Samples
TLV2402IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AIY	Samples
TLV2402IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AIY	Samples
TLV2402IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	24021	Samples
TLV2402IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	24021	Samples
TLV2402IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLV2402I	Samples
TLV2404CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV2404C	Samples
TLV2404CPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2404C	Samples
TLV2404CPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2404C	Samples
TLV2404CPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	2404C	Samples



17-Mar-2017

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV2404ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2404I	Samples
TLV2404IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2404I	Samples
TLV2404IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2404I	Samples
TLV2404IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2404I	Samples
TLV2404IN	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLV2404IN	Samples
TLV2404IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	24041	Samples
TLV2404IPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	24041	Samples
TLV2404IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	24041	Samples
TLV2404IPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	24041	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

17-Mar-2017

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLV2402 :

Automotive: TLV2402-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nomina								-		-		
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2401CDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2401CDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2401CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2401IDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2401IDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2401IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2401IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2402CDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2402CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2402IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2402IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2404CPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV2404IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2404IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

Texas Instruments

www.ti.com

## PACKAGE MATERIALS INFORMATION

3-Aug-2017



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2401CDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV2401CDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TLV2401CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2401IDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV2401IDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TLV2401IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2401IDR	SOIC	D	8	2500	367.0	367.0	38.0
TLV2402CDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2402CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2402IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2402IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2404CPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TLV2404IDR	SOIC	D	14	2500	367.0	367.0	38.0
TLV2404IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

## DBV 5

## **GENERIC PACKAGE VIEW**

# SOT-23 - 1.45 mm max height SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## **DBV0005A**



## **PACKAGE OUTLINE**

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.



## DBV0005A

## **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DBV0005A

## **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated