SDAS219B - DECEMBER 1983 - REVISED DECEMBER 1994

16 VCC

15 Q_A

14 Q_B

13 Q_C

12 QD

11 CLK

10 WS

9 C1

D OR N PACKAGE

(TOP VIEW)

B2 [

A2 2

A1 🛛 3

C2 5

D2 🛛 6

D1 🛛 7

GND 8

B1 4

- Selects One of Two 4-Bit Data Sources and Synchronously Stores Data With System Clock
- Applications:
 - Dual Source for Operands and Constants in Arithmetic Processor; Can Release Processor Register Files for Acquiring New Data
 - Implements Separate Registers Capable of Parallel Exchange of Contents, Yet Retains External Load Capability
 - Has Universal-Type Register for Implementing Various Shift Patterns, Including Compound Left-Right Capability
- Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic (N) 300-mil DIPs

description

The SN74AS298A is a quadruple 2-input multiplexer with storage that provides essentially the equivalent functional capabilities of two separate MSI functions (SN74AS157 and 'AS175A) in a 16-pin package.

When the word-select (WS) input is low, word 1 (A1, B1, C1, D1) is applied to the flip-flops. A high input to WS causes the selection of word 2 (A2, B2, C2, D2). The selected word is clocked to the output terminals on the negative-going edge of the clock pulse.

The SN74AS298A is characterized for operation from 0°C to 70°C.

FUNCTION TABLE											
INF	PUTS		OUTPUTS [†]								
WS	CLK	QA	QB	QC	QD						
L	\downarrow	a1	b1	c1	d1						
Н	\downarrow	a2	b2	c2	d2						
Х	Н	Q _{A0}	Q_{B0}	Q _{C0}	Q _{D0}						

FUNCTION TABLE

[†] a1, a2, etc. = the level of steady-state input at A1, A2, etc.


 $\mathsf{Q}_{A0},\,\mathsf{Q}_{B0},\,\mathsf{etc.}$ = the level of $\mathsf{Q}_A,\,\mathsf{Q}_B,\,\mathsf{etc.}$ entered on the most recent \downarrow transition of CLK

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SDAS219B - DECEMBER 1983 - REVISED DECEMBER 1994

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SDAS219B - DECEMBER 1983 - REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}
Input voltage, V ₁
Operating free-air temperature range, T _A
Storage temperature range

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
IOH	High-level output current			-2	mA
IOL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN TYP‡	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	l _l = – 18 mA		-1.2	V
VOH		V_{CC} = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V _{CC} -2		V
VOL		$V_{CC} = 4.5 V,$	I _{OL} = 20 mA	0.35	0.5	V
Ц		$V_{CC} = 5.5 V,$	V _I = 7 V		0.1	mA
	WS		14 0714		40	
ΊН	All others	V _{CC} = 5.5 V,	V _I = 2.7 V		20	μA
	WS	N 55.V	N 0.4M		-0.75	
ΊL	All others	V _{CC} = 5.5 V,	V _I = 0.4 V		-0.5	mA
۱ ₀ §		V _{CC} = 5.5 V,	$V_{O} = 2.25 V$	-30	-112	mA
ІССН		$V_{CC} = 5.5 V$		21	33	mA
ICCL		$V_{CC} = 5.5 V$		22	36	mA

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
fclock	0	62	MHz		
tw	8		ns		
	Octors from hadress OL K	Data	4.5		
tsu	Setup time before CLK↓	WS	13		ns
t _h	Hold time after CLK↓	Data	3.5		
		1		ns	



switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
fmax			62		MHz
^t PLH	CLK	Â	2	9	
^t PHL	CER	0	1	11	ns

APPLICATION INFORMATION

This versatile multiplexer can be connected to operate as a shift register that can shift n places in a single clock pulse.

Figure 1 illustrates a BCD shift register that shifts an entire 4-bit BCD digit in one clock pulse.




Figure 1. BCD Shift Register

When WS is high and the registers are clocked, the content of register 1 is transferred (shifted) to register 2, etc., effectively shifting the BCD digits one position. This application also retains a parallel-load capability, which means that new BCD data can be entered into the entire register with one clock pulse. This arrangement can be modified to perform the shifting of binary data for any number of bit locations.

Another function that can be implemented is a register designed specifically for supporting multiplier or division operations (see Figure 2).


When WS is low and the register is clocked, the outputs of the arithmetic/logic units (ALUs) are shifted one place. When WS is high and the registers are clocked, the data is shifted two places.



SN74AS298A QUADRUPLE 2-INPUT MULTIPLEXER WITH STORAGE SDAS219B – DECEMBER 1983 – REVISED DECEMBER 1994

SN74AS298A MUX ws G1 CLK ->C2 A1 1, 2D A2 QA 1, 2D **B1** F0 ΆS181Α F1 _____ F2 ____ **B2** QB C1 QC C2 D1 D2 QD SN74AS298A MUX G1 $\[\]$ > C2 A1 1, 2D A2 QA 1, 2D **B**1 F0 **B2** Q_B C1 - QC C2 D1 D2 QD F3


APPLICATION INFORMATION





SDAS219B - DECEMBER 1983 - REVISED DECEMBER 1994

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES 7 V



NOTES: A. CI includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- All input pulses have the following characteristics: PRR \leq 1 MHz, t_r = t_f = 2 ns, duty cycle = 50%. D.
- The outputs are measured one at a time with one transition per measurement. E.

Figure 3. Load Circuits and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AS298AD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AS298A	Samples
SN74AS298AN	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74AS298AN	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated