SDAS168B - APRIL 1982 - REVISED JULY 1996

- 3-State Bus Driving Inverting Outputs
- Buffered Control Inputs
- Package Options Include Plastic Small-Outline (DW), Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These octal D-type edge-triggered flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


On the positive transition of the clock (CLK) input, the \overline{Q} outputs are set to the complement of the logic states set up at the data (D) inputs. The 'ALS534A and SN74AS534 have inverted outputs, but otherwise are functionally equivalent to the 'ALS374A and SN74AS374.

A buffered output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54ALS534A . . . J PACKAGE SN74ALS534A, SN74AS534 . . . DW OR N PACKAGE (TOP VIEW)



SN54ALS534A . . . FK PACKAGE (TOP VIEW)



OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are off.

The SN54ALS534A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS534A and SN74AS534 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	\uparrow	Н	L
L	\uparrow	L	Н
L	H or L	Χ	\overline{Q}_0
Н	X	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54ALS534A, SN74ALS534A, SN74AS534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS


SDAS168B - APRIL 1982 - REVISED JULY 1996

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SDAS168B - APRIL 1982 - REVISED JULY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 V
Input voltage, V _I	
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, TA: SN54ALS534A	–55°C to 125°C
SN74ALS534A	0°C to 70°C
Storage temperature range, Teta	

recommended operating conditions

		SNS	54ALS53	4A	SN7	74ALS53	4A	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.7			0.8	V
IOH	High-level output current			-1			-2.6	mA
lOL	Low-level output current			12			24	mA
fclock	Clock frequency	0		30	0		35	MHz
t _W	Pulse duration, CLK high or low	16.5			14			ns
t _{su}	Setup time, data before CLK↑	10			10			ns
t _h	Hold time, data after CLK↑	0			0			ns
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

D.	DAMETED	TEST CA	ONDITIONS	SN	54ALS53	34A	SN7	74ALS53	4A	UNIT
	RAMETER	lesi Co	TEST CONDITIONS			MAX	MIN	TYP‡	MAX	UNII
V_{IK} $V_{CC} = 4$.		V _{CC} = 4.5 V,	$I_1 = -18 \text{ mA}$			-1.5			-1.5	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		VCC -2	2		
∨он		V00 - 45 V	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V
		V _{CC} = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
Vai		V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
V_{OL} $V_{CC} = 4$.		VCC = 4.5 V	I _{OL} = 24 mA					0.35	0.5	V
lozh	$V_{CC} = 5.5 V,$		V _O = 2.7 V			20			20	μΑ
lozL		V _{CC} = 5.5 V,	V _O = 0.4 V			-20			-20	μΑ
Ιį		V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
ΙΗ		V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
I	CLK, OE	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V _I = 0.4 V			-0.1			-0.1	mA
ll l	D	V _{CC} = 5.5 V,	V = 0.4 V			-0.2			-0.2	IIIA
IO§		V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
lcc			Outputs high		11	19		11	19	
		V _{CC} = 5.5 V	Outputs low		19	28		19	28	mA
			Outputs disabled		10	31		20	31	

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54ALS534A, SN74ALS534A, SN74AS534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS168B - APRIL 1982 - REVISED JULY 1996

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL R1: R2:	C = 4.5 \ = 50 pF, = 500 Ω, = 500 Ω, = MIN to			UNIT
			SN54AL	S534A	SN74AL		
			MIN	MAX	MIN	MAX	
f _{max}			30		35		MHz
tPLH	CLK	A	3	17	3	12	ns
t _{PHL}	OLK	Any Q	4	18	4	16	115
^t PZH	ŌĒ	Any Q	3	19	3	17	ns
t _{PZL}	OE .	Any Q	4	20	4	18	115
^t PHZ	ŌĒ	Any Q	1	12	1	10	ns
t _{PLZ}	OE .	Ally Q	1	25	2	14	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A : SN74AS534	0°C to 70°C
Storage temperature rang, T _{stg}	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SI	174AS53	34	UNIT
		MIN	NOM	MAX	UNIT	
VCC	Supply voltage		4.5	5	5.5	V
V _{IH}	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
IOH High-level output current					-15	mA
lOL	I _{OL} Low-level output current				48	mA
fclock	Clock frequency		0		125	MHz
	Pulse duration	CLK high	4			
t _W	ruise duration	3			ns	
t _{SU} Setup time, data before CLK↑						ns
t _h	t _h Hold time, data after CLK↑					ns
TA	Operating free-air temperature				70	°C

SN54ALS534A, SN74ALS534A, SN74AS534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS168B - APRIL 1982 - REVISED JULY 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST CONF	SHOUTIN	SN	74AS53	4	UNIT	
	PARAMETER	TEST COND	MIN	TYP [†]	MAX	UNII		
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2	V	
\/-··		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I _{OH} = −2 mA	V _{CC} -2			V	
VOH		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -15 \text{ mA}$	2.4	3.3		V	
VOL		V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.34	0.5	V	
lozh		V _{CC} = 5.5 V,	V _O = 2.7 V			50	μΑ	
lozL		V _{CC} = 5.5 V,	V _I = 0.4 V			-50	μΑ	
ΙĮ		V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA	
lін		V _{CC} = 5.5 V,	V _I = 2.7 V			20	μΑ	
1	OE, CLK	V 55V	V: 0.4.V			-0.5	Λ	
¹IL	D	$V_{CC} = 5.5 V$	V _I = 0.4 V			-2	mA mA	
lo‡		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA	
			Outputs high		77	120		
ICC		V _{CC} = 5.5 V			84	128	mA	
			Outputs disabled		84	128		

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 C _L = 50 pF R1 = 500 Ω R2 = 500 Ω T _A = MIN to SN74/	;, <u>2</u> , <u>2</u> ,	UNIT
f _{max}			125		MHz
tpLH	CLK	. =	3	8	20
^t PHL	CLK	Any Q	4	9	ns
^t PZH		. =	2	6	200
t _{PZL}	ŌĒ	Any Q	3	10	ns
^t PHZ	ŌĒ	Any Q	2	6	ns
^t PLZ	OE .	Ally Q	2	6	115


[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SDAS168B - APRIL 1982 - REVISED JULY 1996

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALS534ADWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS534A	Samples
SN74ALS534AN	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS534AN	Samples
SN74ALS534ANSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS534A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liabilit	y arising out of such information	exceed the total purchase	price of the TI part(s) a	at issue in this document sold by	TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 6-May-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS534ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ALS534ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1

www.ti.com 6-May-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS534ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ALS534ANSR	SO	NS	20	2000	367.0	367.0	45.0

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated