
74ACT11257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SCAS053B - JANUARY 1989 - REVISED APRIL 1996

- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Interface Directly With System Bus
- Flow-Through Architecture Optimizes
 PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Provides Bus Interface From Multiple Sources in High-Performance Systems
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (N)

DB, DW, OR N PACKAGE (TOP VIEW)



description

The 74ACT11257 is designed to multiplex signals from 4-bit data sources to four output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable (\overline{OE}) input is at a high logic level.

The 74ACT11257 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

	INPUT	S		
<u> </u>	SELECT	DA	TΑ	OUTPUT V
OE	A/B	Α	В	·
Н	Х	Χ	Х	Z
L	L	L	X	L
L	L	Н	X	Н
L	Н	Χ	L	L
L	Н	Χ	Н	Н




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




SCAS053B - JANUARY 1989 - REVISED APRIL 1996

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





74ACT11257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SCAS053B - JANUARY 1989 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		
Output voltage range, V _O (see Note 1)		
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)		
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2		
	, ,	1.6 W
		1.3 W
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	4.5	5.5	V
V_{IH}	High-level input voltage	2		V
V_{IL}	Low-level input voltage		8.0	V
VI	Input voltage	0	V_{CC}	V
Vo	Output voltage	0	V_{CC}	V
I _{OH}	High-level output current		-24	mA
I _{OL}	Low-level output current		24	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

74ACT11257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SCAS053B - JANUARY 1989 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETERS	TEOT COM	NITIONIO	· ·	T,	չ = 25°C			MAY	
PARAMETERS	TEST CONI	DITIONS	v _{cc}	MIN	TYP	MAX	MIN	MAX	UNIT
	I 50 A		4.5 V	4.4			4.4		
	$I_{OH} = -50 \mu A$	5.5 V	5.4			5.4			
V _{OH}	1 04 m A		4.5 V	3.94			3.8		V
	$I_{OH} = -24 \text{ mA}$	5.5 V	4.94			4.8			
	$I_{OH} = -75 \text{ mA}^{\dagger}$		5.5 V				3.85		
		4.5 V			0.1		0.1		
	$I_{OL} = 50 \mu A$	5.5 V			0.1		0.1		
V _{OL}		4.5 V			0.36		0.44	V	
	I _{OL} = 24 mA					0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$		5.5 V					1.65	
I _{OZ}	V _O = V _{CC} or GND		5.5 V			±0.5		±5	μΑ
I _I	V _I = V _{CC} or GND		5.5 V			±0.1		±1	μΑ
I _{CC}	$V_I = V_{CC}$ or GND, $I_O =$	0	5.5 V			8		80	μΑ
Δl _{CC} [‡]	One input at 3.4 V, Other	er inputs at V _{CC} or GND	5.5 V			0.9		1	mA
C _i	$V_I = V_{CC}$ or GND		5 V		3.5				pF
C _o	$V_O = V_{CC}$ or GND		5 V		8				pF

The Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recomended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

	, ,	• ,						
DADAMETED	FROM	то	T,	_A = 25°C	;		MAY	
PARAMETER	(INPUT) (OUTPUT)		MIN	TYP	MAX	MIN	MAX	UNIT
t _{PLH}	A D	V	1.5	4.4	6.4	1.5	6.9	
t _{PHL}	A or B	Υ	1.5	5	8	1.5	8.7	ns
t _{PLH}	T-10	A V	1.5	4.7	7.6	1.5	8.2	
t _{PHL}	Ā/B	Any Y	1.5	5.7	8.5	1.5	9.4	ns
t _{PZH}	 OE	A V	1.5	4.2	6.9	1.5	7.3	
t _{PZL}	OE	Any Y	1.5	5.5	8.7	1.5	9.6	ns
t _{PHZ}	OE	AV	1.5	5.7	7.6	1.5	8.4	
t _{PLZ}		Any Y	1.5	6	7.9	1.5	8.5	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST COI	TYP	UNIT		
	Daniel discharge	Outputs enabled	0 50 5	4 4 4 4 1 1 -	41	
C_{pd}	Power dissipation capacitance	Outputs disabled	$C_L = 50 pF$,	f = 1 MHz	13	pF




[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V_{CC}.

SCAS053B - JANUARY 1989 - REVISED APRIL 1996

VOLTAGE WAVEFORMS

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

VOLTAGE WAVEFORMS

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3$ ns. $t_f = 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74ACT11257DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT11257	Samples
74ACT11257DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT11257	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Sep-2015

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	N	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ACT11257DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

www.ti.com 2-Sep-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ACT11257DWR	SOIC	DW	20	2000	367.0	367.0	45.0



SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated