

# Si5332-AM Automotive Grade Clock Generator with SmartClock™ Technology

## AEC-Q100 Qualified, Any-Frequency Clock Generator

Based on Silicon Labs' proprietary MultiSynth<sup>™</sup> flexible frequency synthesis technology, the automotive grade Si5332-AM generates any combination of output frequencies with excellent jitter performance (190 fs rms). The device's highly flexible architecture enables a single device to generate a wide range of integer and non-integer related frequencies on up to 12 differential clock outputs with 0 ppm frequency synthesis error. The device offers multiple banks of outputs that can each be tied to independent voltages, enabling usage in mixed-supply applications. Further, the signal format of each clock output is user-configurable. Given its frequency, format, and supply voltage flexibility, the Si5332-AM is ideally suited to replace multiple clock ICs and oscillators with a single device.

The Si5332-AM comes equipped with SmartClock<sup>™</sup> technology, providing the capability of monitoring the health of reference inputs, detecting faults, communicating faults to a system safety manager, and, with external control, switching over to a redundant backup source in the event of a fault. In the event of primary and redundant input reference failure, AlwaysOn mode allows the output clocks to continue operating within +/-5% of the desired output frequency.

The Si5332-AM is quickly and easily configured using ClockBuilder Pro<sup>™</sup> software. ClockBuilder Pro assigns a custom part number for each unique configuration. Devices ordered with custom part numbers are factory-programmed free of charge, making it easy to get a custom clock uniquely tailored for each application. Using the Si5332-AM's I<sup>2</sup>C interface, the device may be user-configured at power-up or NVM programmed using the ClockBuilder Pro Field Programmer.

#### Applications:

- ADAS ECUs
- Automotive Networking/Gateways
- Digital Cockpit/IVI

- Lidar/Radar Sensors
- Automated Driving ECUs
- Camera/Vision Systems

#### KEY FEATURES

- Any-Frequency 6/8/12-output
   programmable clock generators
- AEC-Q100 qualified
- AEC-Q006 qualified
- Automotive Grade 2: -40 to +105 °C
- SmartClock health monitoring and fault detection features
- Offered in three different package sizes, supporting different combinations of output clocks and user configurable hardware input pins
- 32-pin QFN, up to 6 outputs
- 40-pin QFN, up to 8 outputs
- 48-pin QFN, up to 12 outputs
- MultiSynth technology enables anyfrequency synthesis on any output up to 250 MHz
- Integer dividers up to 333.33 MHz
- Highly configurable output path featuring a cross point mux
  - Up to three independent fractional synthesis output paths
- Up to five independent integer dividers
- Input frequency range:
  - External crystal: 16 to 50 MHz
  - Differential clock: 10 to 250 MHz
- LVCMOS clock: 10 to 170 MHz
- · Output frequency range:
  - Differential: 5 to 333.33 MHz
  - LVCMOS: 5 to 170 MHz
- PCIe Gen 1/2/3/4/5 compliant
- User-configurable clock output signal format per output: LVDS, LVPECL, HCSL, LVCMOS
- · Down and center spread spectrum
- RoHS-6 compliant
- Si5332-AM1/2/3 Family Reference Manual

## **Table of Contents**

1.	Features List	. 4
2.	Ordering Guide	. 5
3.	Functional Description.	. 6
	3.1 Functional Block Diagrams	. 7
	3.2 Modes of Operation	
	3.3 Frequency Configuration	
	3.4 Inputs	
	3.4 Inputs	.10 .10
	3.5 Outputs	
	3.5.1 Output Signal Format	.11 .12
	3.5.3 LVCMOS Output Terminations	.16
	3.5.5 LVCMOS Output Polarity	.16
	3.5.8 Synchronous Output Disable Feature	.17
	3.6 Spread Spectrum	
	3.8 Custom Factory Preprogrammed Parts	
	3.9 I <sup>2</sup> C Serial Interface	
	3.10 In-Circuit Programming.	.19
	3.11 Minimizing Power Consumption	.20
4.	Register Map	21
5.	Electrical Specifications	22
6.	Pin Descriptions	35
	6.1 Pin Descriptions (48-QFN)	.35
	6.2 Pin Descriptions (40-QFN)	.40
	6.3 Pin Descriptions (32-QFN)	.45
7.	Package Outline	49
	7.1 Si5332-AM3 7x7 mm 48-QFN Package Diagram	.49
	7.2 Si5332-AM2 6x6 mm 40-QFN Package Diagram	.51
	7.3 Si5332-AM1 5x5 mm 32-QFN Package Diagram	.52
8.	PCB Land Pattern	.54

	8.1 7x7 mm 48-QFN Land Patterr	ı.			•			•								.54
	8.2 6x6 mm 40-QFN Land Pattern	٦.			•			•								.56
	8.3 5x5 mm 32-QFN Land Pattern	٦.			•			•								.58
9.	Top Marking			•			•						•	•		60
10	. Revision History															61

## 1. Features List

- Any-Frequency 6/8/12-output programmable clock generators
- Offered in three different package sizes, supporting different combinations of output clocks and user configurable hardware input pins
  - 32-pin QFN, up to 6 outputs
  - 40-pin QFN, up to 8 outputs
  - 48-pin QFN, up to 12 outputs
- MultiSynth technology enables any-frequency synthesis on any output up to 250 MHz
- Integer output frequencies up to 333.33 MHz
- Highly configurable output path featuring a cross point mux
  - Two independent fractional synthesis output paths
  - Up to five independent integer dividers
- Input frequency range:
  - External crystal: 16 to 50 MHz
  - Differential clock: 10 to 250 MHz
  - LVCMOS clock: 10 to 170 MHz
- Output frequency range:
  - Differential: 5 to 333.33 MHz
  - LVCMOS: 5 to 170 MHz
- SmarClock health monitoring and fault detection capability of input sources
- · Primary and redundant input reference sources
- AlwaysOn sources clock outputs within +/-5% if primary/secondary sources fault


- User-configurable clock output signal format per output: LVDS, LVPECL, HCSL, LVCMOS
- · 190 fs RMS phase jitter
- PCIe Gen1/2/3/4/5, common clocks, and SRIS compliant
- 1.8 V, 2.5 V, 3.3 V core VDD
- · Adjustable output-output delay
- · Independent glitchless on-the-fly output frequency changes
- Very low power consumption
- Independent output supply pins for each bank of outputs:
  - 1.8 V, 2.5 V, or 3.3 V differential
  - 1.5 V, 1.8 V, 2.5 V, 3.3 V LVCMOS
- Programmable spread spectrum
  - Down and center spread from 0.1% to 2.5% in 0.01% steps from 30 kHz to 33 kHz
- · Integrated power supply filtering
- Serial interface: I<sup>2</sup>C
- ClockBuilder Pro software utility simplifies device configuration and assigns custom part numbers
- AEC-Q100 qualified
- AEC-Q006 qualified
- Automotive grade 2 temperature range: –40 to +105 °C
- · RoHS-6 compliant

## 2. Ordering Guide

Si5332D

## In-System Programmable Devices

Integer mode only



## Preprogrammed Devices Using a ClockBuilder Pro Configuration File

5MHz - 200MHz




Figure 2.1. Orderable Part Number Guide

5MHz - 200MHz

Si5332D

Integer mode only

## 3. Functional Description

The Si5332-AM is an automotive Grade 2 high-performance, low-jitter clock generator capable of synthesizing up to 12 user-programmable clock frequencies up to 333.33 MHz. The device supports free-run operation using an external crystal or it can lock to an external clock signal. The output drivers support up to 12 differential clocks or 24 LVCMOS clocks, or a combination of both. The output drivers are configurable to support common signal formats, such as LVPECL, LVDS, HCSL, and LVCMOS. VDDO pins are provided for versatility, which can be set to 3.3 V, 2.5 V, 1.8 V or 1.5 V (CMOS only) to power the multi-format output drivers. The core voltage supply (VDD) accepts 3.3 V, 2.5 V, or 1.8 V and is independent from the output supplies (VDDOxs). Using its two-stage synthesis architecture and patented high-resolution low-jitter MultiSynth technology, the Si5332 can generate an entire clock tree from a single device.

The Si5332-AM combines a wideband PLL with next generation MultiSynth technology to offer the industry's highest output count high performance programmable clock generator with attainable jitter performance below 200 fs RMS. The PLL locks to either an external 16-50 MHz crystal or to an external clock (CLKIN\_2/CLKIN\_2# or CLKIN\_3/CLKIN\_3#) for generating synchronous clocks. In clock generator mode, the oscillator frequency is multiplied by the PLL and then divided down either by an integer divider or MultiSynth for fractional synthesis.

The Si5332-AM features user-defined universal hardware pins which can be configured in the ClockBuilder Pro software utility. Universal hardware pins can be used for input functions, such as OE, spread spectrum enable, input clock selection, output frequency selection, I<sup>2</sup>C address select, or RESET. Users can also assign a universal hardware pin as an LOS output or as a FOOF output.

The device provides the option of storing a user-defined clock configuration in its non-volatile memory (NVM), which becomes the default clock configuration at power-up. To enable in-system programming, a power up mode is available through OTP, which powers up the chip in an OTP defined default mode but with no outputs enabled. This allows a host processor to first write a user defined subset of the registers and then restart the power-up sequence to activate the newly programmed configuration without re-downloading the OTP.

SmartClock health monitoring and fault detection features are available through the LOS, FOOF, and CLK\_SEL features using the Universal HW pins defined during ClockBuilder Pro project file development. When using these features, both primary and backup input reference sources are used. The Si5332-AM monitors the health of the input source to the PLL, and will provide a signal output to a system safety manager or ASIL rated MCU if a loss of signal or out-of-frequency fault occurs. With an external MCU or equivalent, the device can then migrate input reference from the primary source to the secondary source, ensuring clock outputs continue to be supplied to endpoint devices. In the event of primary and redundant input reference failure, AlwaysOn mode allows the output clocks to continue operating within +/-5% of the desired output frequency. Further details on these features, as well as system implementations, are available in the application note, "AN1292: Si5332-AM Fault Detection and Monitoring".

#### 3.1 Functional Block Diagrams




Figure 3.1. Block Diagram for 12-Output Si5332 in 48-QFN

The Si5332-AM2 48-QFN features:

- Up to 12 differential clock outputs with six VDDO pins.
- · Seven user-configurable Universal HW pins, defined using ClockBuilder Pro.




Figure 3.2. Block Diagram for 8-Output Si5332 in 40-QFN

The Si5332-AM2 40-QFN features:

- Up to eight differential clock outputs with six VDDO pins.
- · Seven user-configurable Universal HW pins, defined using ClockBuilder Pro.




Figure 3.3. Block Diagram for 6-Output Si5332 in 32-QFN

The Si5332-AM1 32-QFN features:

- · Up to six differential clock outputs with individual VDDO.
- · Five user-configurable Universal HW pins, defined using ClockBuilder Pro.

#### 3.2 Modes of Operation

The Si5332-AM supports both free-run and synchronous modes of operation. The default mode selection is set in ClockBuilder Pro. Alternatively, two universal hardware pins can be defined as CLKIN\_SEL[1:0] to select between a crystal or clock input. There is also the option to select the input source via the serial interface by writing to the input select register.

#### 3.2.1 Initialization

When power is applied, the device begins an initialization period where it downloads default register values and configuration data from NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initialization period is complete. The clock outputs will be squelched until the device initialization is done.

#### 3.3 Frequency Configuration

The phase-locked loop is fully integrated and does not require external loop filter components. Its function is to phase lock to the selected input and provide a common synchronous reference to the high-performance MultiSynth fractional or integer dividers.

A cross point mux connects any of the MultiSynth divided frequencies or INT divided frequencies to individual output drivers or banks of output drivers. Additional output integer dividers provide further frequency division by an integer from 1 to 63. The frequency configuration of the device is programmed by setting the input dividers (P), the PLL feedback fractional divider (Mn/Md), the MultiSynth fractional dividers (Nn/Nd), and the output integer dividers (R). Silicon Labs' Clockbuilder Pro configuration utility determines the optimum divider values for any desired input and output frequency plan

#### 3.4 Inputs

The Si5332 requires an external 16–50 MHz crystal at its XA/XB pins to operate in free-run mode, or an external input clock (CLKIN\_2/ CLKIN\_2# or CLKIN\_3/CLKIN\_3#) for synchronous operation. An external crystal is not required in synchronous mode.

#### 3.4.1 External Reference Input (XA/XB)

An external crystal (XTAL) is used in combination with the internal oscillator (OSC) on Si5332-AM to produce a low jitter reference for the PLL when operating in the free-run mode. The Si5332-AM1/2/3 Automotive Grade Device Reference Manual provides additional information on PCB layout recommendations for the crystal to ensure optimum jitter performance. Refer to Table 5.4 External Crystal Input Specification on page 25 for crystal specifications.

For free-running operation, the internal oscillator can operate from a low-frequency fundamental mode crystal (XTAL) with a resonant frequency of 16 to 50 MHz. A crystal can easily be connected to pins XA and XB without external components, as shown in the figure below. Internal loading capacitance (CL) values from 2.5 pf to 21.5 pf can be selected via register settings. Alternatively, an external CL can be used along with the internal CL. See the Si5332-AM1/2/3 Automotive Grade Device Reference Manual for more information on calculating crystal capacitive loading values.




Figure 3.4. External Reference Input (XA/XB)

#### 3.4.2 Input Clocks

An input clock is available to synchronize the PLL when operating in synchronous mode. This input can be configured as LVPECL, LVDS or HCSL differential, or LVCMOS. The recommended input termination schemes are shown in the Si5332-AM1/2/3 Family Reference Manual. Input clocks defined as "Unused" in CBPro can be left unconnected.

#### 3.4.3 Input Selection

The active clock input is selected by register control, or by defining two universal input pins as CLKIN\_SEL[1:0] in ClockBuilder Pro. A register bit determines input selection as pin or register selectable. If there is no clock signal on the selected input at power-up, the device will not generate output clocks.

In a typical application, the Si5332-AM reference input is configured immediately after power-up and initialization. If the device is switched to another input more than ±1000 ppm offset from the initial input, the device must be recalibrated manually to the new frequency, temporarily turning off the clock outputs. After the VCO is recalibrated, the device will resume producing clock outputs. If the selected inputs are within ±1000 ppm, any phase error difference will propagate through the device at a rate determined by the PLL bandwidth. Hitless switching and phase build-out are not supported by the Si5332-AM.

SmartClock health monitoring and fault detection features utilize the CLK\_SEL pins. ClockBuilder Pro helps guide users through the steps needed to assign these pins.

#### 3.5 Outputs

The Si5332-AM supports up to 12 differential output drivers. Each output can be independently configured as a differential pair or as dual LVCMOS outputs. The 8-output and 12-output devices feature banks of outputs, with each bank sharing a common VDDO.

#### Table 3.1. Clock Outputs

Device/Package	Maximum Outputs
Si5332-AM1 (32-QFN)	6 Differential, 12 LVCMOS
Si5332-AM2 (40-QFN)	8 Differential, 16 LVCMOS
Si5332-AM3 (48-QFN)	12 Differential, 24 LVCMOS

The output stage is different for each of the three versions of Si5332.

- The 6-output device features individual VDDO pins for each clock output. Each clock output can be sourced from MultiSynth0, Multi-Synth1, the input reference clock, or one of the five INT dividers through the cross point mux.
- The 8-output device includes four clock outputs with dedicated VDDO pins, each of which can be sourced from MultiSynth0, Multi-Synth1, the input reference clock, or one of the five INT dividers through the cross point mux. The remaining four clock outputs are divided into Bank A and Bank B. Each Bank of outputs can be sourced from MultiSynth0, MultiSynth1, the input reference clock, or one of the five INT dividers through the cross point mux. The outputs within each of the two Banks share a common VDDO pin.
- The 12-output device includes two clock outputs with dedicated VDDO pins, each of which can be sourced from MultiSynth0, Multi-Synth1, the input reference clock, or one of the five INT dividers through the cross point MUX. The remaining ten clock outputs are divided into Bank A, Bank B, Bank C, and Bank D. Each Bank of outputs can be sourced from MultiSynth0, MultiSynth1, the input reference clock, or one of the five INT dividers through the cross point MUX. The outputs within each of the four Banks share a common VDDO pin.

Individual output banks can be configured to supply buffered copies of the input reference clock for all outputs within the bank.

Individual integer output dividers (R) allow the generation of additional synchronous frequencies. These integer dividers are configurable as divide by 1 (default) through 63.

#### 3.5.1 Output Signal Format

The differential output swing and common mode voltage are compatible with a wide variety of signal formats including HCSL, LVDS and LVPECL. In addition to supporting differential signals, any of the outputs can be configured as LVCMOS drivers, enabling the device to support both differential and single-ended clock outputs. Output formats can be defined in ClockBuilder Pro or via the serial interface.

#### 3.5.2 Differential Output Terminations

#### **LVDS Driver Termination**

For a general LVDS interface, the recommended value for the differential termination impedance ( $Z_T$ ) is between 90  $\Omega$  and 132  $\Omega$ . The actual value should be selected to match the differential impedance (Z0) of the transmission line. A typical point-to-point LVDS design uses a 100  $\Omega$  parallel resistor at the receiver and a 100  $\Omega$  differential transmission-line environment. To avoid any transmission-line reflection issues, surface mount the components and place them as close to the receiver as possible. The standard LVDS termination schematic as shown in Figure 3.5 Standard LVDS Termination on page 12 can be used with either type of output structure. Figure 3.6 Optional LVDS Termination on page 12, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 0.01 to 0.1  $\mu$ F. If using a non-standard termination, please contact Silicon Labs to confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.




Figure 3.5. Standard LVDS Termination




Figure 3.6. Optional LVDS Termination

#### Termination for 3.3 V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50  $\Omega$  transmission lines. Use matched impedance techniques to maximize operating frequency and minimize signal distortion. Figure 3.7 3.3 V LVPECL Output Termination, Option 1 on page 13 and Figure 3.8 3.3 V LVPECL Output Termination, Option 2 on page 13 show two different layouts. Other suitable clock layouts may exist, but it is recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 3.7. 3.3 V LVPECL Output Termination, Option 1




Figure 3.8. 3.3 V LVPECL Output Termination, Option 2

#### **Termination for 2.5 V LVPECL Outputs**

Figure 3.9 2.5 V LVPECL Termination Example, Option 1 on page 14 and Figure 3.10 2.5 V LVPECL Termination Example, Option 2 on page 14 show examples of termination for the 2.5 V LVPECL driver option. These terminations are equivalent to terminating 50  $\Omega$  to VDDO – 2 V. For VDDO = 2.5 V, the VDDO – 2 V is very close to ground level. The R3 in Figure 3.10 2.5 V LVPECL Termination Example, Option 2 on page 14 can be optionally eliminated using the termination shown in Figure 3.9 2.5 V LVPECL Termination Example, Option 1 on page 14.




Figure 3.9. 2.5 V LVPECL Termination Example, Option 1





Figure 3.10. 2.5 V LVPECL Termination Example, Option 2

#### **Termination for HCSL Outputs**

The Si5332-AM HCSL driver option integrates termination resistors to simplify interfacing to an HCSL receiver. The HCSL driver supports both 100  $\Omega$  and 85  $\Omega$  transmission line options. This configuration option may be specified using ClockBuilder Pro or via the device l<sup>2</sup>C interface.






Figure 3.12. HCSL External Termination Mode

#### 3.5.3 LVCMOS Output Terminations

LVCMOS outputs can be dc-coupled, as shown in the figure below.




Figure 3.13. LVCMOS Output Termination Example, Option 1




Figure 3.14. LVCMOS Output Termination Example, Option 2

The Si5332-AM features complementary LVCMOS driver options on all outputs. Silicon Labs recommends the use of complementary LVCMOS output drivers for all single-ended clock outputs in order to minimize unwanted emissions. Further details about using complementary LVCMOS output drivers, and the positive effects in CISPR25 Class4 and Class5 testing results, can be found in "AN1237: Si5332 Design Guidelines for Minimizing EMI".

#### 3.5.4 LVCMOS Output Signal Swing

The signal swing (V<sub>OL</sub>/V<sub>OH</sub>) of the LVCMOS output drivers is set by the voltage on the VDDO pin for the respective bank.

#### 3.5.5 LVCMOS Output Polarity

When a driver is configured as an LVCMOS output it generates a clock signal on both pins (OUTx and OUTxb). The LVCMOS outputs, OUTx and OUTxb, can be configured in CBPro to be either in-phase or complementary (180 degrees out of phase).

#### 3.5.6 Output Enable/Disable

The universal hardware input pins can be programmed to operate as output enable (OEb), controlling one or more outputs. Pin assignment is done using ClockBuilder Pro. An output enable pin provides a convenient method of disabling or enabling the output drivers. When the output enable pin is held high all designated outputs will be disabled. When held low, the designated outputs will be enabled. Outputs in the enabled state can be individually disabled through register control.

#### 3.5.7 Differential Output Configurable Skew Settings

Skew on the differential outputs can be independently configured. The skew is adjustable in 35 ps steps across a range of 245 ps.

#### 3.5.8 Synchronous Output Disable Feature

Output clocks are always enabled and disabled synchronously. The output will wait until a clock period has completed before the driver is disabled. Similarly, outputs are synchronously enabled. This prevents unwanted runt pulses from occurring when disabling or enabling an output.

#### 3.6 Spread Spectrum

To help reduce electromagnetic interference (EMI), the Si5332-AM supports spread spectrum modulation. The output clock frequencies can be modulated to spread energy across a broader range of frequencies, lowering system EMI. The Si5332-AM implements spread spectrum using its patented MultiSynth technology to achieve previously unattainable precision in both modulation rate and spreading magnitude. Spread spectrum can be configured in ClockBuilder Pro to be enabled.

The Si5332-AM features both center and down spread spectrum modulation capability, from 0.1% to 2.5%. Each MultiSynth is capable of generating an independent spread spectrum clock. The feature is enabled using a user-defined universal hardware input pin or via the device I<sup>2</sup>C interface. Spread spectrum can only be applied to an output clock derived from a MultiSynth fractional divider (up to 250 MHz) since spread spectrum clock generation is performed in the MultiSynth fractional dividers. The Si5332-AM features two independent spread profiles simultaneously to the clock output banks.

Spread spectrum is commonly used for 100 MHz PCI Express clock outputs. To comply with the spread spectrum specifications for PCI Express, set the spreading frequency to a maximum of 33 kHz and -0.5% down spread. A universal hardware input pin can be configured to toggle spread spectrum on/off.

#### 3.7 Universal Hardware Pins

Universal hardware pins are user-configurable control pins that can have one or more of the functions listed below assigned to them using ClockBuilder Pro.

Universal hardware pins can be utilized for the following functions:

Description	Function
SSEN_EN0	Spread spectrum enable on MultiSynth0 (N0).
SSEN_EN1	Spread spectrum enable on MultiSynth0 (N1).
FS_INTx	Used to switch an integer output divider frequency from frequency A to frequency B.
FS_MSx	Used to switch a MultiSynth output divider output from frequency and/or change spread spectrum profile.
OE	Output enable for one or more outputs.
I <sup>2</sup> C address select	Sets the LSB of the I <sup>2</sup> C address to either 0 or 1.
CLKIN_SEL[1:0]	Selects between crystal or clock inputs.
LOS	Loss Of Signal (LOS) Output: Asserts if reference input frequency signal drops below configured input frequency or is no longer detected.
FOOF	Fast Out Of Frequency (FOOF) Output: Asserts if PLL can no longer track input reference clock.

#### Table 3.2. Universal Hardware Pins

#### Spread Spectrum Enable Pins (SSEN[1:0])

SSEN\_EN[1:0] pins are input pins that enable/disable spread spectrum on all outputs that correspond to MutliSynth0 or MultiSynth1, respectively. The change in frequency or spread spectrum will be instantaneous and may not be glitch-free.

#### Table 3.3. SSEN\_EN Pin Selection Table

SSEN_ENx	
0	Spread Spectrum disabled on MultiSynthx
1	Spread Spectrum enabled on MultiSynthx

#### **Output Frequency Select Pins**

There are five integer dividers, one corresponding to each of the five output banks. Using ClockBuilder Pro, a universal hardware input pin can be assigned for each integer divider, providing capability to select between two different pre-programmed divide values. Divider values of every integer from 8 to 255 are available in ClockBuilder Pro for each integer divider.

#### Table 3.4. FS\_INT Pin Selection Table

FS_INTX	Output Frequency from INTx
0	Frequency A, as defined in ClockBuilder Pro
1	Frequency B, as defined in ClockBuilder Pro

#### Output Enable

A universal hardware input pin can be defined to control output enable of a differential output, a bank of differential outputs, or as a global output enable pin controlling all outputs. Upon de-assertion of an OE pin, the corresponding output will be disabled within 2-6 clock cycles. Asserting an OE pin from disable to enable will take <20 µs for the output to have a clean clock.

Output enabled/disabled for LVCMOS are done in pairs. Each differential buffer True and Compliment output can generate an LVCMOS clock and the OE pin associated with the True and Compliment output buffer will control the respective LVCMOS pair.

For example: If DIFF0 is configured to be SE1 and DIFF0# is configured to be SE2 and OE1 is the associated OE pin, de-asserting the OE1 pin will disable both SE1 and SE2 outputs. The disable and enable of the outputs to a known state is glitch free.

#### I<sup>2</sup>C Address Pin

This pin sets the LSB of the 7-bit  $I^2C$  address. For example, if the  $I^2C$  address is 6Ah, setting this pin high will set the  $I^2C$  address to 6Bh.

#### CLKIN\_SEL[1:0] Pins

These pins are used to set the input source clock between the input clock channels (Crystal, CLKIN\_2/CLKIN\_2# or CLKIN\_3/ CLKIN\_3#). Upon switching the input clock source, the output will not be glitch free. It is intended for the user to set this pin to a known state before the system is powered up or have the receiver address any unintended output signals when switching to a different input source clock.

The SmartClock health monitoring and fault detection features utilize the CLK\_SEL pins. ClockBuilder Pro guides users through the steps needed to assign these pins. When using Si5332-AM2/3, one of the Si5332-AM outputs should be used as an input source. Additional details on implementing the health monitoring and fault detection features can be found in the "Si5332-AM1/2/3 Automotive Grade Device Reference Manual" and "AN1292: Si5332-AM Fault Detection and Monitoring".

#### LOS (Loss of Signal) Output

LOS is a feature that can be implemented during configuration file development using ClockBuilder Pro on a customized device. LOS is not available on the generic volatile I<sup>2</sup>C programmable devices. The LOS indicator is used to check for the presence of an input reference source(crystal or clock). LOS will assert when the reference source frequency drops below the configured input reference frequency or is no longer detected.

LOS pin is active low open drain output. Requires external pull-up resistor to device VDD Core voltage. Resistor value of 1 k $\Omega$  or greater.

#### FOOF (Fast Out of Frequency) Output

FOOF is a SmartClock feature that indicates the PLL can no longer track the input reference clock. This can be the result of input reference clock failure or other PLL fault. The FOOF output can be connected to a system safety manager IC or ASIL-B/D MCU to alert the system of a reference clock fault. If a fault is detected and the FOOF is asserted, the system safety manager IC or ASIL-B/D MCU can subsequently switch from the primary input source (that has faulted) to a secondary, back-up source so that the Si5332-AM continues sourcing output clocks. For further detailed information on how to implement this function, please refer to "AN1292: Si5332-AM Fault Detection and Monitoring".

LOS pin is active low open drain output. Requires external pull-up resistor to device VDD Core voltage. Resistor value of 1 k $\Omega$  or greater.

#### 3.8 Custom Factory Preprogrammed Parts

Custom pre-programmed parts can be ordered corresponding to a specific configuration file generated using the ClockBuilder Pro software utility. Silicon Labs writes the configuration file into the device prior to shipping. Use the ClockBuilder Pro custom part number wizard (http://www.silabs.com/clockbuilderpro) to quickly and easily generate a custom part number for your ClockBuilder Pro configuration file. A factory pre-programmed part will generate clocks at power-up.

In less than three minutes, you will be able to generate a custom part number with a detailed data sheet addendum matching your design's configuration. Once you receive the confirmation email with the data sheet addendum, simply place an order with your local Silicon Labs sales representative. Samples of your pre-programmed device will ship within two weeks.

#### 3.9 I<sup>2</sup>C Serial Interface

The Si5332-AM is compatible with Rev 6 of the I<sup>2</sup>C specification, including Standard, Fast, and Fast+ modes.

Configuration and operation of the Si5332-AM can be controlled by reading and writing registers using the I<sup>2</sup>C. Communication with a 1.8 V, 2.5 V, or 3.3 V host is supported consistent with SDA, SCLK pin usage as described in the device Pin Description tables. See the Si5332-AM1/2/3 Family Reference Manual for details.

#### 3.10 In-Circuit Programming

The Si5332-AM is in-system configurable using the  $I^2C$  interface by the following two methods:

 In-ciruit configuration of device registers after power-up. With this method, changes to volatile register memory can be done as required to produce the desired outputs. This does not alter internal NVM; therefore, register memory changes are lost at power-down. Refer to the Si5332-AM1/2/3 Family Reference Manual available on our web site for details.

**Note:** Universal input/output pin configurations, or pin configuration changes, can't be performed when using this method of device configuration.

- In-circuit re-configuration of internal NVM. Writing to internal NVM requires the use of the CBPro Field Programmer (CBPROG-DON-GLE) and CBPro software. See UG286: ClockBuilderPro Field Programmer Kit User's Guide, available on the Silicon Labs website for more information.
- VDD core voltages (VDD\_DIG, VDDA, VDD\_XTAL) must be 3.3 V for in-circuit NVM programming. Using VDD core voltage lower than 3.3 V (i.e., 2.5 V or 1.8 V) will not support reliable in-circuit NVM programming.

#### 3.11 Minimizing Power Consumption

The Si5332-AM clock generator products are designed to provide a high level of flexibility and programmability, while achieving very low jitter performance. To ensure the 125 °C maximum junction temperature limit ( $T_{JMAX}$ ) is not exceeded, overall power consumption of the device must be limited to the maximum specifications noted in Table 5.2 DC Characteristics on page 23.

ClockBuilder Pro provides power consumption and  $T_J$  estimates to help with power estimation and budgeting as a configuration file is being developed. If the maximum power consumption limit is exceeded, ClockBuilder Pro will provide a warning to the user. Silicon Labs recommends the following guidelines:

To minimize power consumption:

- Use 1.8 V VDD and/or VDDO instead of 2.5 V or 3.3 V whenever possible.
- For differential clock outputs, use LVDS output drivers instead of LVPECL or HCSL.
- · For HCSL clock outputs:
  - Select 100  $\Omega$  impedance driver instead of 85  $\Omega$
  - · Select external termination instead of internal termination
- For single-ended clock outputs
  - · Use the lowest frequency option available for your design. Lower frequencies consumes lower output driver current.
  - Use the lowest capacitive loading available for your design. Lower capacitive loading consumes lower output driver current.
  - When two outputs of the same frequency are needed, select a dual-complementary CMOS output driver instead of two independent single-CMOS output drivers.

Silicon Labs always recommends that users develop a configuration file in ClockBuilder Pro and assign a customized part number. Users who elect to use the "blank" ordering option and program the device in-system must first check the desired configuration in ClockBuilder Pro to ensure the maximum power consumption limits are not exceeded. That is the only way to ensure the maximum power consumption limits are not exceeded, and therefore, meets a 125 °C maximum junction temperature.

## 4. Register Map

Refer to the Si5332-AM1/2/3 Family Reference Manual for a complete list of register descriptions and settings.

## 5. Electrical Specifications

#### Table 5.1. Recommended Operating Conditions

 $(V_{DD} = V_{DDA} = V_{DD_DIG} = V_{DD_XTAL} = 1.8 \text{ V to } 3.3 \text{ V } +5\%/-5\%, V_{DDO} = 1.8 \text{ V } \pm5\%, 2.5 \text{ V } \pm5\%, \text{ or } 3.3 \text{ V } \pm5\%, T_A = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Ambient Temperature	T <sub>A</sub>		-40	25	105	°C
Junction Temperature	TJ <sub>MAX</sub>		—	—	125	°C
Core Supply Voltage	V <sub>DDA</sub> , V <sub>DD_DIG</sub> , V <sub>DD_xtal</sub>		1.71	_	3.46	V
Output Driver Supply Voltage	V <sub>DDO</sub>		1.42 <sup>3</sup>	_	3.46	V

Note:

1. All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted.

2. All core voltages (VDD\_DIG, VDDA, VDD\_XTAL) must be connected to the same voltage.

3. LVCMOS outputs only.

#### Table 5.2. DC Characteristics


(V<sub>DD</sub> = V<sub>DDA</sub> = V<sub>DD\_DIG</sub> = V<sub>DD\_XTAL</sub> = 1.8 V to 3.3 V +5%/-5%, V<sub>DDO</sub> = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T<sub>A</sub> = -40 to 105 °C)

Parameter	Symbol	Test Condition	on	Min	Тур	Мах	Units
Core Supply Current	I <sub>DD</sub>			—	45	70	mA
		LVPECL Output <sup>1</sup> @ 1	45         70           ECL Output <sup>1</sup> @ 156.25 MHz          33         35           CSL Output <sup>1</sup> @ 100 MHz          20         22           DS Output <sup>1</sup> @ 156.25 MHz          11         13           3.3 V VDDO          16         19           CMOS <sup>2</sup> output @ 170 MHz          9         11           1.8 VDDO          9         11           1.8 VDDO          7.5         8.5	35	mA		
		HCSL Output <sup>1</sup> @ 1	00 MHz	—	20	22	mA
		LVDS Output <sup>1</sup> @ 15	_	11	13	mA	
Output Buffer Supply Current	I <sub>DDOx</sub>		_	16	19	mA	
			_	9	11	mA	
				_	7.5	8.5	mA
		48-pin	Notes 3, 4	_	590	1550	mW
Total Power Dissipation	P <sub>d</sub>	40-pin			320	70 35 22 13 19 11 8.5 1550 875	mW
		32-pin		_	270	720	mW


#### Note:

1. Differential outputs terminated into a 100  $\Omega$  load.

2. LVCMOS outputs measured into a 5 inch 50  $\Omega$  PCB trace with 4 pF load.



#### **LVCMOS Output Test Configuration**



- 3. ClockBuilderPro includes a power consumption indicator. Users should always enter the desired configuration into ClockBuilder-Pro to ensure the maximum power dissipation limits are not exceeded.
- 4. If configurations exceed the Max Total Power Dissipation specifications, the maximum ambient temperature limit of 105 °C and maximum junction temperature limits of 125 °C are void.
- 5. Si5332 40-pin test configuration: V<sub>DDD</sub> = V<sub>DDA</sub> = V<sub>DD</sub> = 1.8 V, 4 × 2.5 V LVDS outputs enabled @ 156.25 MHz, 2 × 1.8 V HCSL outputs enabled @ 100 MHz, 2 × 3.3 V LVCMOS outputs enabled @ 25 MHz. . Excludes power in termination resistors.
- 6. Si5332 32-pin test configuration: V<sub>DDD</sub> = V<sub>DDA</sub> = V<sub>DDI</sub> = 1.8 V, 2 × 2.5 V LVDS outputs enabled @ 156.25 MHz, 2 × 1.8 V HCSL outputs enabled @ 100 MHz. 2x 3.3 V LVCMOS outputs enabled @ 25 MHz. Excludes power in termination resistors.

#### Table 5.3. Clock Input Specifications

(V<sub>DD</sub> = V<sub>DDA</sub> = V<sub>DD\_DIG</sub> = V<sub>DD\_XTAL</sub> = 1.8 V to 3.3 V +5%/-5%, V<sub>DDO</sub> = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T<sub>A</sub> = -40 to 105 °C)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Input Clock (AC-Coupled Differ	ential Input Clock	on CLKIN_2/CLKIN_2# or CL	.KIN_3/CLKIN_	_3#)		
Frequency	F <sub>IN</sub>	Differential	10		250	MHz
Voltage Swing	V <sub>PP_DIFF</sub> <sup>3</sup>	Differential AC-coupled < 333.33 MHz	0.5	_	1.8	V <sub>PP_diff</sub>
Slew Rate <sup>1,2</sup>	SR/SF	20-80%	0.75	_	_	V/ns
Duty Cycle	DC		40		60	%
Input Impedance	R <sub>IN</sub>		10	_	_	kΩ
Input Capacitance	C <sub>IN</sub>		2	3.5	6	pF
Input Clock (AC-Coupled LVCM	OS Input Clock o	n CLKIN_2 or CLKIN_3)			1	1
Frequency	F <sub>IN</sub>		10	_	170	MHz
Input High Voltage	V <sub>IH</sub>		0.8 × V <sub>DD</sub>	_	_	V
Input Low Voltage	V <sub>IL</sub>		_		0.2 × V <sub>DD</sub>	V
Slew Rate <sup>1,2</sup>	SR/SF	20-80%	0.75		_	V/ns
Duty Cycle	DC		40		60	%
Input Capacitance	C <sub>IN</sub>		2	3.5	6	pF
Input Clock (AC-Coupled Input	Clock on CLKIN1	)				
Frequency	F <sub>IN</sub>		10	_	170	MHz
Voltage Swing				_	1	V <sub>PP</sub>
Input Low Voltage	VIL			_	0.2 x V <sub>DD</sub>	V
Slew Rate <sup>1, 2</sup>	SR/SF	20-80%	0.75	_		V/ns
Duty Cycle	DC		40		60	%
Input Capacitance	C <sub>IN</sub>		2	3.5	6	pF
Notes:	I					1

1. Imposed for jitter performance.

2. Rise and fall times can be estimated using the following simplified equation:  $tr/tf_{80-20} = ((0.8 - 0.2) * V_{IN_Vpp_se}) / SR.$ 

3.  $V_{PP_DIFF}$  = 2 x  $V_{PP_SINGLE-ENDED}$ 

#### Table 5.4. External Crystal Input Specification

(V<sub>DD</sub> = V<sub>DDA</sub> = V<sub>DD\_DIG</sub> = V<sub>DD\_XTAL</sub> = 1.8 V to 3.3 V +5%/-5%, V<sub>DDO</sub> = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T<sub>A</sub> = -40 to 105 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Crystal Frequency	F <sub>xtal</sub>			16-50	1	MHz
Load Capacitance	C	16 - 30 MHz	6	12	20	pF
	CL	31 - 50 MHz				pF
Shunt Capacitance	Co	16 - 30 MHz	_	_	7	pF
Shuhi Capacitance	0	31 - 50 MHz	_	_	2	pF
		16 - 30 MHz	_	_	50	Ω
ESR		31 - 50 MHz	_	_	50	Ω
Max Crystal Drive Level	dL		_	_	250	μW
		Internal cap disabled	_	2.5	_	pF
Input Capacitance <sup>1</sup>	C <sub>IN</sub>	Internal cap enabled (per pad) <sup>2</sup>	5	_	43	pF
Input Voltage	V <sub>XIN</sub>		-0.3	_	1.3	V

#### Notes:

1. Internal capacitance on the xtal input pads is programmable or can be disabled. Refer to section 3.4.1 External Reference Input (XA/XB) for more detailed information.

2. Refer to Si5332-AM1/2/3 Family Reference Manual for more information.

#### Table 5.5. Control Pins

 $(V_{DD} = V_{DDA} = V_{DD DIG} = V_{DD XTAL} = 1.8 V \text{ to } 3.3 V \pm 5\%, T_A = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Si5332 Control Input Pins (Inputx)		'			I	
Innut Voltage	V <sub>IL</sub>		-0.1		$0.3 \times V_{DD}^{1}$	V
Input Voltage	V <sub>IH</sub>		0.7 × VDD <sup>1</sup>		1.1 × V <sub>DD</sub> <sup>1</sup>	V
Input Capacitance	C <sub>IN</sub>		_		4	pF
Pull-up/down Resistance	R <sub>IN</sub>		_	50	_	kΩ
Note:						

1.  $V_{DD}$  indicates all core voltages  $V_{DD_{-}DIG}$ ,  $V_{DDA}$ , and  $V_{DD_{-}XTAL}$  which are required to all be using same nominal voltage.

#### Table 5.6. Differential Clock Output Specifications

 $(V_{DD} = V_{DDA} = V_{DD_{DIG}} = V_{DD_{XTAL}} = 1.8 \text{ V to } 3.3 \text{ V } +5\% -5\%, V_{DDO} = 1.8 \text{ V } \pm5\%, 2.5 \text{ V } \pm5\%, \text{ or } 3.3 \text{ V } \pm5\%, \text{ T}_{A} = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Con	dition	Min	Тур	Max	Units
Output Frequency	f	Integer synthe	esis mode	5	_	333.33 <sup>13</sup>	MHz
Output Frequency	fout	Fractional synth	nesis mode	5	_	250	MHz
Duty Cycle	DC	Note	1	48	_	52	%
Output-Output Skew	Т <sub>SK</sub>	Within the sa	me bank	_	—	30	ps
Oulput-Oulput Skew	ISK	Across b	anks			333.33 <sup>13</sup> 250 52	ps
		LVPECL		0.6	0.75	0.85	V <sub>PP</sub>
Output Voltage Swing	V <sub>SEPP</sub>	LVDS <sup>10</sup>	1.8/2.5/3.3 V	0.3	0.375	0.45	V <sub>PP</sub>
		HCSL		0.7	0.8	0.9	V <sub>PP</sub>
		LVPECL		_	VDDO-1.4	_	V
	N	LVDS	2.5/3.3 V	1.125	1.2	1.275	V
Common Mode Voltage	V <sub>CM</sub>	LVDS	1.8 V	0.75	0.8	0.85	V
		HCSL		0.35	0.4	0.45	V
HCSL Edge Rate	Edgr	Notes 3,	5, 7	1	_	4.5	V/ns
HCSL Delta Tr	D <sub>tr</sub>	Notes 5,	6, 11			155	ps
HCSL Delta Tf	D <sub>tf</sub>	Notes 5,	6, 11		_	155	ps
HCSL Vcross Abs	V <sub>xa</sub>	Notes 2, 4	I, 5, 6	250	_	550	mV
HCSL Delta Vcross	D <sub>vcrs</sub>	Notes 5,	6, 10	_	_	140	mV
HCSL Vovs	V <sub>ovs</sub>	Notes 5,	6, 8		_	V <sub>HIGH</sub> +300	mV
HCSL Vuds	V <sub>uds</sub>	Notes 5,	6, 9	_	_	V <sub>LOW</sub> -300	mV
HCSL Vrng	V <sub>rng</sub>	Notes 5	5, 6	V <sub>HIGH</sub> -200		V <sub>LOW</sub> +200	mV
		LVDS (fast mode)	3.3 V or 2.5 V	150	200	350	ps
Rise and Fall Times	t <sub>R</sub> /t <sub>F</sub>	LVDS (slow mode)	3.3 V or 2.5 V	350	530	620	ps
(20% to 80%)			1.8 V	150	225	350	ps
Rise and Fall Times	L /L	LVPE	CL	150		320	ps
(20% to 80%)	t <sub>R</sub> /t <sub>F</sub>	HCS	L	_	_	420	ps

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Notes:						
1. Not in PLL bypass mod	e.					
2. Measured at crossing p	oint where the insta	antaneous voltage value of the ri	sing edge of CL	K equals the	falling edge of	of CLK#.
mV on the differential w	aveform . Scope is	on a component test board. The set to average because the sco sing clock and Falling Clock#. S	pe sample cloc	k is making m	lost of the dyr	namic wig-
4. This measurement refe	rs to the total variat	ion from the lowest crossing poir	nt to the highes	t, regardless o	of which edge	is crossing.
5. Applies to a 2 pf load w	ith both internal or e	external 50 Ω or 42.5 Ω Rp.				
6. Measurement taken fro	m Single Ended wa	veform.				
7. Measurement taken fro	m differential wavef	orm.				
8. Overshoot is defined as	the absolute value	of the maximum voltage.				
9. Undershoot is defined a	is the absolute valu	e of the minimum voltage.				
10.ΔVcross is defined as t allowed variance in Vcr		all crossing voltages of Rising C ar system.	LOCK and Fall	ng CLOCK#.	This is the m	aximum
11. Measured with oscilloso	ope, averaging off,	using min max statistics. Variati	on is the delta	petween min	and max.	
OUTx Vcm OUTx Vcm		_se Vcm ↓ ↓ Vi _se Vcm	op_diff = 2*Vpp_	se		
12.LVDS swing levels for 5 13.Max frequency is 333 +		nes.				

#### Table 5.7. LVCMOS Clock Output Specifications

 $(V_{DD} = V_{DDA} = V_{DD_DIG} = V_{DD_XTAL} = 1.8 V \text{ to } 3.3 V +5\% /-5\%, V_{DDO} = 1.5 V \pm 5\%, 1.8 V \pm 5\%, 2.5 V \pm 5\%, \text{ or } 3.3 V \pm 5\%, T_A = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Frequency	fout	1.8-3.3 V CMOS	5	—	170	MHz
riequency	iout	1.5 V CMOS	5	—	133.33	MHz
Rise/Fall Time, 3.3 V (20-80%)	t <sub>R</sub> /t <sub>F</sub>	50 Ω impedance, 5" trace, CL = 4 pf	_	0.5	0.8	ns
Rise/Fall Time, 2.5 V (20-80%)	t <sub>R</sub> /t <sub>F</sub>	50 Ω impedance, 5" trace CL = 4 pf	_	0.6	0.95	ns
Rise/Fall Time, 1.8 V (20-80%)	t <sub>R</sub> /t <sub>F</sub>	50 Ω impedance, 5" trace CL = 4 pf	_	0.75	1.3	ns
Rise/Fall Time, 1.5 V (20-80%)	t <sub>R</sub> /t <sub>F</sub>	50 Ω impedance, 5" trace CL = 4 pf	_	0.9	1.3	ns
		3.3 V	—	46	—	Ω
CMOS Output Resistance (Single Strength. Corresponds to CBPro		2.5 V	—	48	_	Ω
LVCMOS 50 $\Omega$ mode.)		1.8 V	—	53	—	Ω
		1.5 V	—	58	—	Ω
		3.3 V	—	23	_	Ω
CMOS Output Resistance		2.5 V	—	24	—	Ω
(Double Strength. Corresponds to CBPro LVCMOS 25 $\Omega$ mode.)		1.8 V	—	27	—	Ω
		1.5 V	_	29	—	Ω
CMOS Output Valtage	V <sub>OH</sub>	–4 mA load	VDDO-0.3	_	—	V
CMOS Output Voltage	V <sub>OL</sub>	4 mA load		_	0.3	V
Duty Cycle	DC	XO and PLL mode	45	_	55	%

#### Table 5.8. Performance Characteristics

 $(V_{DD} = V_{DDA} = V_{DD_DIG} = V_{DD_XTAL} = 1.8 V \text{ to } 3.3 V + 5\% / 5\%, V_{DDO} = 1.8 V \pm 5\%, 2.5 V \pm 5\%, \text{ or } 3.3 V \pm 5\%, T_A = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Power Ramp	t <sub>VDD</sub>	0 V to V <sub>DDmin</sub>	0.1	_	10	ms
Initialization Time <sup>1</sup>	t <sub>initialization</sub>	Time for I <sup>2</sup> C to become operational after core supply exceeds V <sub>DDmin</sub>	_	_	15	ms
Clock Stabilization from Power-up	t <sub>STABLE</sub>	Time for clock outputs to appear after POR	_	15	25	ms
	tanan	Buffer mode	_	3.75	4.25	
Input to Output Propagation Delay	t <sub>PROP</sub>	(PLL Bypass)		5.75		ns
Spread Spectrum PP Frequency Deviation <sup>2</sup>	SSDEV	MultiSynth Output < 250 MHz	0.1	_	2.5	%
0.5% Spread Frequency Deviation <sup>2</sup>	SSDEV	MultiSynth Output < 250 MHz	0.4	0.45	0.5	%
Spread Spectrum Modulation Rate <sup>3</sup>		MultiSynth Output < 250 MHz	30	31.5	33	kHz

#### Notes:

1. Outputs at same frequencies and using the same driver format.

2. The maximum step size is only limited by the register lengths; however, the MultiSynth output frequency must be kept between 5 MHz and 250 MHz.

3. Default value is ~31.5 kHz.

#### Table 5.9. Jitter Performance Specifications

 $(V_{DD} = V_{DDA} = V_{DD})_{DIG} = V_{DD})_{XTAL} = 1.8 V \text{ to } 3.3 V +5\% -5\%, V_{DDO} = 1.8 V \pm 5\%, 2.5 V \pm 5\%, \text{ or } 3.3 V \pm 5\%, T_A = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Condition	Тур	Мах	Units
		INT Mode 12 kHz – 20 MHz <sup>1,2</sup>	210	280	fs RMS
	$J_{GEN}$	FRAC Mode 12 kHz – 20 MHz <sup>3,5</sup>	250		fs RMS
Jitter Generation, Locked to External 25 MHz	J <sub>PER</sub>	Derived from integrated phase noise at a	4.5		ps Pk-Pk
Clock <sup>5</sup>	J <sub>CC</sub>	BER of 1e-12	3.8		ps Pk
-	J <sub>PER</sub>	N = 10,000 cycles Integer or Fractional	12		ps Pk-Pk
	JCC	Mode. <sup>2,3</sup> Measured in the time domain. Performance is limited by the noise floor of the equipment.	11		ps Pk
	lanu	INT Mode 12 kHz – 20 MHz <sup>1,2</sup>	190	240	fs RMS
	$J_{GEN}$	FRAC Mode 12 kHz – 20 MHz <sup>3,5</sup>	250		fs RMS
Jitter Generation, Locked to External 25 MHz	J <sub>PER</sub>	Derived from integrated phase noise at a	3.5		ps Pk-Pk
Crystal <sup>5</sup>	JCC	BER of 1e-12	3.1		ps Pk
	$J_PER$	N = 10, 000 cycles Integer or Fractional Mode. $^{2,3}$ Measured in the time domain.	12		ps Pk-Pk
	Jcc	Performance is limited by the noise floor of the equipment.	11		ps Pk
		25 kHz	–67 (@25 kHz)	_	
Power Supply Noise Rejection <sup>6</sup>		50 kHz	–66 (@50 kHz)	_	
	PSNR	100 kHz	–66 (@100 kHz)		dBc
		500 kHz	–68 (@500 kHz)	_	
		1 MHz	–70 (@1 MHz)	_	

#### Notes:

1. INT jitter generation test conditions f<sub>OUT</sub> = 156.25 MHz LVPECL.

2. Integer mode assumes that the output dividers (Nn/Nd) are configured with an integer value.

3. Fractional mode assumes that the output dividers (Nn/Nd) are configured with a fractional value and the feedback divider is an integer.

4. All jitter data in this table is based upon all output formats being differential. When LVCMOS outputs are used, there is the potential that the output jitter may increase due to the nature of LVCMOS outputs. If your configuration implements any LVCMOS output and any output is required to have jitter less than 3 ps RMS, contact Silicon Labs for support to validate your configuration and ensure the best jitter performance.

5. FRAC jitter generation test conditions f<sub>OUT</sub> = 150 MHz LVPECL.

6. Measured at 156.25 MHz carrier frequency. Carrier power of -1.5 dBm. 100 mVpp sine wave noise added and noise spur amplitude measured. See "AN491: Power Supply Rejection for Low-Jitter Clocks" for further details on measurement methodology.

#### Table 5.10. PCI-Express Clock Outputs (100 MHz HCSL)

(V<sub>DD</sub> = V<sub>DDA</sub> = V<sub>DD\_DIG</sub> = V<sub>DD\_XTAL</sub> = 1.8 V to 3.3 V +5%/-5%, V<sub>DDO</sub> = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T<sub>A</sub> = -40 to 105 °C)

Parameter	Test Condition	SSC On/Off	Тур	Мах	Units
	Includes PLL BW 1.5–22 MHz,	Off	11	19	ps RMS
PCle Gen 1.1 <sup>1</sup>	Peaking = 3 dB, Td = 10 ns,				51/0
	Ftrk = 1.5 MHz with BER = 1E-12 $^{2}$	On	22	30	ps RMS
	Includes PLL BW 5MHz and 8–16 MHz,	Off	0.02	0.026	ps RMS
	Jitter Peaking = 0.01–1 dB and 3 dB,	0.5	0.10	0.01	
	Td = 12 ns, Low Band, F < 1.5 MHz	On	0.12	0.21	ps RMS
PCIe Gen 2.1 <sup>1</sup>	Includes PLL BW 5 MHz and 8–16 MHz,	Off	0.2	0.31	ps RMS
	Jitter Peaking = 0.01–1 dB and 3 dB,	0.5	0.0	4.05	
	Td = 12 ns, High Band, 1.5 MHz < F < Nyquist <sup>2</sup>	On	0.8	1.35	ps RMS
	Includes PLL BW 2–4 MHz and 5 MHz,	Off	0.06	0.1	ps RMS
PCIe Gen 3.0 Common Clock <sup>1</sup>	Peaking = 0.01–2 dB and 1 dB,	0.5	0.26	0.38	
	Td = 12 ns, CDR = 10 MHz <sup>2, 3</sup>	On			ps RMS
	Includes PLL BW 4 MHz				
PCIe Gen 3.0 SRIS <sup>1</sup>	Peaking = 2 dB and 1dB, Td = 12 ns	On	0.35	0.37	ps RMS
	CDR = 10 MHz <sup>2, 3</sup>				
	Includes PLL BW 2–4 MHz and 5 MHz,	Off	0.05	0.1	ps RMS
PCIe Gen 4.0 Common Clock <sup>1</sup>	Peaking = 0.01–2 dB and 1 dB,	0.5	0.00	0.00	
	Td = 12 ns, CDR = 10 MHz <sup>2, 3</sup>	On	0.26	0.38	ps RMS
	Includes PLL BW 4 MHz				
PCle Gen 4.0 SRIS <sup>1</sup>	Peaking = 2 dB and 1dB, Td = 12 ns	On	0.31	0.38	ps RMS
	CDR = 10 MHz <sup>2, 3</sup>				
PCle Gen 5.0		Off	0.025	0.04	ps RMS
Common Clock <sup>1</sup>		On	0.1	0.15	ps RMS
PCIe Gen 5.0 SRIS <sup>1</sup>		On	0.08	0.1	ps RMS

Note:

1. All jitter data in this table is based upon all output formats being differential. When LVCMOS outputs are used, there is the potential that the output jitter may increase due to the nature of LVCMOS outputs. If your configuration implements any LVCMOS output and any output is required to have jitter less than 3 ps RMS, contact Silicon Labs for support to validate your configuration and ensure the best jitter performance.

2. All output clocks 100 MHz HCSL format. Jitter data taken from Clock Jitter Tool v.1.3.

3. Excludes oscilloscope sampling noise.

#### Table 5.11. Fanout Mode Additive Jitter Performance Specifications

(V<sub>DD</sub> = V<sub>DDA</sub> = V<sub>DD\_DIG</sub> = V<sub>DD\_XTAL</sub> = 1.8 V to 3.3 V +5%/-5%, V<sub>DDO</sub> = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T<sub>A</sub> = -40 to 105 °C)

Parameter	Symbol	Test Condition	Тур	Мах	Units
		156.25 MHz, 12 kHz–20 MHz <sup>1</sup> , LVDS (slow mode)	130 (LVDS slow)	170	fs RMS
Additive Phase Jitter		156.25 MHz, 12 kHz–20 MHz, LVDS (fast mode)	120	150	fs RMS
1		156.25 MHz, 12 kHz–20 MHz, LVPECL <sup>1</sup>	110	140	fs RMS
		156.25 MHz, 12 kHz–20 MHz, HCSL <sup>1</sup>	120	150	fs RMS
PCIe Gen 3/4 Addi- tive Phase Jitter <sup>2</sup>	JADD_GEN3 JADD_GEN4	Includes PLL BW 2– 4 MHz, CDR = 10 MHz	54	69	fs RMS
PCIe Gen 5 Additive Phase Jitter <sup>2</sup>	JADD_GEN5	Includes PLL BW 500 kHz–1.8 MHz, CDR = 20 MHz	21	27	fs RMS

#### Note:

1. Measured with 100 MHz differential input on CLKIN\_2, bypassing the PLL to any output.

2. Silicon Labs PCIe Clock Jitter Tool is used to obtain measurements for additive phase jitter. Additive Phase Jitter = sqrt(output jitter<sup>2</sup> - input jitter<sup>2</sup>). Input used is 100 MHz from Si5340.

3. Measurements on 100 MHz output use the template file in the PCIe Clock Jitter Tool.

4. For complete PCIe specifications, visit www.pcisig.com.

5. Input clock slew rate of 3.0 V/ns used for jitter measurements.

Parameter	Symbol	Test Condition <sup>1</sup>	Value	Units
Si53350 — 48 QFN				
		Still Air	12 <sup>2</sup>	
Thermal Resistance, Junction to Ambient	θ <sub>JA</sub>	Air Flow 1 m/s	9.7 <sup>2</sup>	
		Air Flow 2 m/s	8.7 <sup>2</sup>	
Thermal Resistance, Junction to Case	θ <sub>JC</sub>		2.2 <sup>2</sup>	°C/W
Thermal Desistance Junction to Deard	θ <sub>JB</sub>		3.6 <sup>2</sup>	
Thermal Resistance, Junction to Board	ΨЈВ		3.2 <sup>2</sup>	
Thermal Resistance, Junction to Top Center	ΨJT		0.4 <sup>2</sup>	
Si5332 — 40 QFN				
		Still Air	23.1 <sup>1</sup>	
Thermal Resistance, Junction to Ambient	θ <sub>JA</sub>	Air Flow 1 m/s	17.5 <sup>1</sup>	°C/W
		Air Flow 2 m/s	16.5 <sup>1</sup>	
Thermal Resistance, Junction to Case	θ <sub>JC</sub>	Still Air	13.4 <sup>1</sup>	
	θ <sub>JB</sub>	Still Air	8.7 <sup>1</sup>	
Thermal Resistance, Junction to Board	ΨJB	Still Air	8.4 <sup>1</sup>	_
Thermal Resistance, Junction to Top Center	ΨJT	Still Air	0.3 <sup>1</sup>	
Si5332 — 32 QFN				
		Still Air	28.4 <sup>1</sup>	
Thermal Resistance, Junction to Ambient	θ <sub>JA</sub>	Air Flow 1 m/s	24 <sup>1</sup>	
		Air Flow 2 m/s	23 <sup>1</sup>	
Thermal Resistance, Junction to Case	θ <sub>JC</sub>	Still Air	15.9 <sup>1</sup>	°C/W
	θ <sub>JB</sub>	Still Air	11.5 <sup>1</sup>	
Thermal Resistance, Junction to Board	Ѱјв	Still Air	11.2 <sup>1</sup>	
Thermal Resistance, Junction to Top Center	Ψյτ	Still Air	0.41	

#### Table 5.12. Thermal Characteristics

1. Based on a JEDEC standard 4-layer PCB.

2. Based on Si5332-12A-EVB (PCB dimensions: 9" x 9"; PCB thickness: 0.062"; number of PCB layers: 8)

Parameter	Symbol	Test Condition	Value	Units
Storage Temperature Range	T <sub>STG</sub>		–55 to +150	°C
	V <sub>DD</sub>		–0.5 to 3.8	V
	V <sub>DDA</sub>		–0.5 to 3.8	V
DC Supply Voltage	VDD <sub>xtal</sub>		–0.5 to 3.8	V
	V <sub>DDO</sub>		–0.5 to 3.8	V
Input Voltage Range	VI	XIN/XOUT	–0.3 to 1.3	V
Latch-up Tolerance	LU		JESD78 Corr	pliant
	НВМ	32-pin, 40-pin, 48-pin packages: 100 pF, 1.5 kΩ	2.0	kV
	CDM	32-pin, 40-pin pack- ages	500	V
ESD Tolerance		48-pin package: All pins except for XA/ CLKIN1 and XB	500	V
		48-pin package: XA/CLKIN1 and XB pins	450	V
Junction Temperature	T <sub>JCT</sub>		–55 to 125	°C
Soldering Temperature	T <sub>PEAK</sub>		260	°C
Soldering Temperature Time at T <sub>PEAK</sub>	T <sub>P</sub>		20 to 40	sec

#### Table 5.13. Absolute Maximum Ratings<sup>1,2,3</sup>

#### Notes:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. For more packaging information, go to www.silabs.com/support/quality/pages/RoHSInformation.aspx.

3. The device is compliant with JEDEC J-STD-020.

## 6. Pin Descriptions

## 6.1 Pin Descriptions (48-QFN)




Figure 6.1. 48-QFN


Pin Number	Pin Name	Pin Type	Function			
1	VDD_DIG	Ρ	Voltage supply for digital functions. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_XTAL.			
2	CLKIN_2	I	These pins accept both differential and single-ended clock signals. Refer to			
3	CLKIN_2b	I	Section 3.4.2 Input Clocks for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_2 and CLKIN_2b inputs are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Un- used".			
4	VDD_XTAL	Р	Voltage supply for crystal oscillator. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_XTAL.			
5	XA/CLKIN1	I	These pins are used for an optional XTAL input when operating the device			
6	ХВ	0	in asynchronous mode (i.e. free-run mode). Refer to Section 5. Electrical Specifications for recommended crystal specifications.			
7	CLKIN_3	I	These pins accept both differential and single-ended clock signals. Refer to			
8	CLKIN_3b	I	Section 3.4.2 Input Clocks for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_3 and CLKIN_3b inputs are unused and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Un- used".			
			Core Supply Voltage. Connect to 1.8–3.3 V.			
9	VDDA	Р	See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.			
			Must be connected to same voltage as VDD_DIG and VDD_XTAL.			
10	UNIVERSAL1	I/O	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.			
11	UNIVERSAL2	I/O	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.			
12	UNIVERSAL3	I/O	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.			
			Serial Clock Input			
13	SCLK	SCLK I	This pin functions as the serial clock input for I <sup>2</sup> C.			
			SCLK is a digital input internally referenced to VDD_DIG. SCLK must have an external pull-up resistor (I <sup>2</sup> C bus pull-up) to same voltage as VDD_DIG.			
			Serial Data Interface			
	0.54	110	This is the bidirectional data pin (SDA) for the I <sup>2</sup> C mode.			
14	SDA	SDA I/O	SDA is a digital open-drain bi-directional internally referenced to VDD_DIG. SDA must have an external pull-up resistor (I <sup>2</sup> C bus pull-up) to same volt-age as VDD_DIG.			

## Table 6.1. Si5332 Pin Descriptions (48-QFN)

Pin Number	Pin Name	Pin Type	Function	
15	OUT0b	0	Output Clock	
16	OUTO	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT0	
17	VDDO0	Р	See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.	
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
18	OUT1b	0	Output Clock	
19	OUT1	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT1 and OUT2	
20	VDDO1	Р	See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.	
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
21	OUT2b	0	Output Clock	
22	OUT2	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
23	UNIVERSAL4	I/O	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.	
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT3, OUT4, and OUT5	
24	VDDO2	Р	See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.	
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
25	OUT3b	0	Output Clock	
26	OUT3	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	

Pin Number	Pin Name	Pin Type	Function	
27	OUT4b	0	Output Clock	
28	OUT4	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
29	OUT5b	0	Output Clock	
30	OUT5	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
31	OUT6b	0	Output Clock	
32	OUT6	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
33	OUT7b	0	Output Clock	
34	OUT7	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
35	OUT8b	0	Output Clock	
36	OUT8	0	These output clocks support a programmable signal swing & common mod voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT6, OUT7, and OUT8	
37	VDDO3	Р	See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.	
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
38	UNIVERSAL5	I/O	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.	
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT9	
39	VDDO4	Р	See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.	
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	

Pin Number	Pin Name	Pin Type	Function	
40	OUT9b	0	Output Clock	
41	OUT9	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
42	UNIVERSAL6	I/O	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.	
43	UNIVERSAL7	I/O	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.	
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT10 and OUT11	
44	VDDO5	Р	See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.	
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
45	OUT10b	0	Output Clock	
46	OUT10	0	These output clocks support a programmable signal swing & common mod voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
47	OUT11b	0	Output Clock	
48	OUT11	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
			Ground Pad	
49	GND PAD	Р	This pad provides electrical and thermal connection to ground and must be connected for proper operation.	



6.2 Pin Descriptions (40-QFN)

Figure 6.2. 40-QFN

Pin Number	Pin Name	Pin Type	Function
1	VDD_DIG	Р	Voltage supply for digital functions. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_XTAL.
2	CLKIN_2	I	These pins accept both differential and single-ended clock signals. Refer to
3	CLKIN_2b	I	Section 3.4.2 Input Clocks for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_2 and CLKIN_2b inputs are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Un- used".
4	VDD_XTAL	Ρ	Voltage supply for crystal oscillator. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_DIG.
5	XA/CLKIN1	I	Si5332A/B/C/D:
6	ХВ	0	These pins are used for an optional XTAL input when operating the device in asynchronous mode (i.e. free-run mode). Refer to Section 5. Electrical Specifications for recommended crystal specifications.
7	CLKIN_3	ļ	These pins accept both differential and single-ended clock signals. Refer to
8	CLKIN_3b	I	Section 3.4.2 Input Clocks for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_3 and CLKIN_3b inputs are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Un- used".
		Р	Core Supply Voltage. Connect to 1.8–3.3 V.
9	VDDA		See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.
			Must be connected to same voltage as VDD_DIG and VDD_XTAL.
10	UNIVERSAL1	I/O	Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.
			Serial Clock Input
11	SCLK	I	This pin functions as the serial clock input for I <sup>2</sup> C.
			SCLK is a digital input internally referenced to VDD_DIG. SCLK must have an external pull-up resistor (I <sup>2</sup> C bus pull-up) to same voltage as VDD_DIG.
			Serial Data Interface
			This is the bidirectional data pin for the I <sup>2</sup> C mode.
12	12 SDATA I/O	I/O	SDA is a digital, open-drain, bi-directional pin internally referenced to VDD_DIG. SDA must have an external pull-up resistor (I <sup>2</sup> C bus pull-up) to same voltage as VDD_DIG.
13	OUT0b	0	Output Clock
14	OUTO	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.

# Table 6.2. Si5332 Pin Descriptions (40-QFN)


Pin Number	Pin Name	Pin Type	Function	
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT0	
15	VDD00	Р	See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.	
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
16	OUT1b	0	Output Clock	
17	OUT1	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT1	
18	VDDO1	Р	See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.	
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
19	UNIVERSAL2	I/O	Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hard- ware input pins can be used for.	
20	UNIVERSAL3	I/O	Universal HW pin. This hardware pin is user-definable through ClockBuilde Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hard- ware input pins can be used for.	
21	OUT2b	0	Output Clock	
22	OUT2	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
23	OUT3b	0	Output Clock	
24	OUT3	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT2 and OUT3	
25	VDDO2	Ρ	See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.	
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
26	OUT4b	0	Output Clock	
27	OUT4	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	

Pin Number	Pin Name	Pin Type	Function	
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT4 and OUT5	
28	VDDO3	Р	See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.	
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
29	OUT5b	0	Output Clock	
30	OUT5	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
31	UNIVERSAL4	I/O	Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hard- ware input pins can be used for.	
32	UNIVERSAL5	I/O	Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.	
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT6	
33	VDDO4	Ρ	See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.	
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
34	OUT6b	0	Output Clock	
35	OUT6	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused out puts should be left unconnected.	
36	UNIVERSAL6	I/O	Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.	
37	UNIVERSAL7	I/O	Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hard- ware input pins can be used for.	
38	OUT7b	0	Output Clock	
39	OUT7	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
40	VDDO5	Ρ	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT7See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	

Si5332-AM Automotive Grade Clock Generator with SmartClock™ Technology Pin Descriptions

Pin Number	Pin Name	Pin Type	Function
41	GND PAD	Ρ	<b>Ground Pad</b> This pad provides electrical and thermal connection to ground and must be connected for proper operation.

### 6.3 Pin Descriptions (32-QFN)





Pin Number	Pin Name	Pin Type	Function
1	VDD_DIG	Ρ	Voltage supply for digital functions. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_XTAL.
2	CLKIN_2	I	These pins accept both differential and single-ended clock signals. Refer to
3	CLKIN_2b	I	Section 3.4.2 Input Clocks for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_2 and CLKIN_2b inputs are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Un-used".
4	VDD_XTAL	Р	Voltage supply for crystal oscillator. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_DIG.
5	XA/CLKIN1	I	Si5332A/B/C/D
6	ХВ	0	These pins are used for an optional XTAL input when operating the device in asynchronous mode (i.e. free-run mode). Refer to Section 5. Electrical Specifications for recommended crystal specifications.

Pin Number	Pin Name	Pin Type	Function	
			Core Supply Voltage. Connect to 1.8–3.3 V.	
7	VDDA	Р	See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.	
			Must be connected to same voltage as VDD_DIG and VDD_XTAL.	
8	UNIVERSAL1	I/O	Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.	
			Serial Clock Input	
9	SCLK	1	This pin functions as the serial clock input for I <sup>2</sup> C.	
			SCLK is a digital input internally referenced to VDD_DIG. SCLK must have an external pull-up resistor (I <sup>2</sup> C bus pull-up) to same voltage as VDD_DIG.	
			Serial Data Interface	
			This is the bidirectional data pin for the I <sup>2</sup> C mode.	
10	SDATA	I/O	SDA is a digital, open-drain, bi-directional pin internally referenced to VDD_DIG. SDA must have an external pull-up resistor (I <sup>2</sup> C bus pull-up) to same voltage as VDD_DIG.	
11	OUT0b	0	Output Clock	
12	OUTO	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused out puts should be left unconnected.	
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT0	
13	VDDO0	Р	See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.	
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
14	OUT1b	0	Output Clock	
15	OUT1	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT1	
16	VDDO1	Р	See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.	
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
17	UNIVERSAL2	I/O	Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.	

Pin Number	Pin Name	Pin Type	Function
18	OUT2b	0	Output Clock
19	OUT2	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT2
20	VDDO2	Р	See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
21	OUT3b	0	Output Clock
22	OUT3	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT3
23	VDDO3	Ρ	See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
24	UNIVERSAL3	I/O	Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.
			Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT4
25	VDDO4	Р	See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
26	OUT4b	0	Output Clock
27	OUT4	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
28	UNIVERSAL4	I/O	Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.
29	UNIVERSAL5	I/O	Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for.


Si5332-AM Automotive Grade Clock Generator with SmartClock™ Technology Pin Descriptions

Pin Number	Pin Name	Pin Type	Function	
30	OUT5b	0	Output Clock	
31	OUT5	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.	
32	VDDO5	Ρ	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT5See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
33	GND PAD	Ρ	Ground Pad This pad provides electrical and thermal connection to ground and must be connected for proper operation.	

# 7. Package Outline

# 7.1 Si5332-AM3 7x7 mm 48-QFN Package Diagram

The figure below illustrates the package details for 48-QFN. The table below lists the values for the dimensions shown in the illustration.





### Table 7.1. Package Dimensions

Dimension	Min	Nom	Мах	
A	0.80	0.85	0.90	
A1	00	0.035	0.05	
A2		0.65	0.67	
A3		0.203 REF		
b	0.20	0.25	0.30	
D	7 BSC			

### Si5332-AM Automotive Grade Clock Generator with SmartClock™ Technology Package Outline

Dimension	Min	Nom	Мах
E	7 BSC		
e	0.5 BSC		
J	5.55	5.65	5.75
К	5.55	5.65	5.75
L	0.35	0.40	0.45
aaa	0.10		
bbb	0.10		
ссс	0.08		
ddd	0.10		
eee	0.10		

### Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.


2. Dimensions and Tolerances per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VLLD-5

4. Recommended card re-flow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 7.2 Si5332-AM2 6x6 mm 40-QFN Package Diagram

The figure below illustrates the package details for the Si5332-AM2 in 40-QFN. The table below lists the values for the dimensions shown in the illustration.



#### Figure 7.2. 40-Pin Quad Flat No-Lead (QFN)

Dimension	Min	Nom	Мах
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D		6.00 BSC	
D2	4.35	4.50	4.65
e	0.50 BSC		
E	6.00 BSC		
E2	4.35	4.50	4.65
L	0.30	0.40	0.50
aaa	—	—	0.15
bbb	_	_	0.15
ссс	_	_	0.08
ddd	_	_	0.10
eee			0.05

### Table 7.2. Package Dimensions

#### Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

### 7.3 Si5332-AM1 5x5 mm 32-QFN Package Diagram

The figure below illustrates the package details for the Si5332-AM1 32-QFN option. The table below lists the values for the dimensions shown in the illustration.






Table 7.3.	Package	Dimensions
------------	---------	------------

Dimension	MIN	NOM	МАХ
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A3		0.20 REF	
b	0.18	0.25	0.30
D/E	4.90	5.00	5.10
D2/E2	3.40	3.50	3.60
e	0.50 BSC		
L	0.30	0.40	0.50
К	0.20		
R	0.09		0.14
aaa	0.15		
bbb	0.10		
ccc	0.10		

### Si5332-AM Automotive Grade Clock Generator with SmartClock™ Technology Package Outline

Dimension	MIN	NOM	MAX
ddd		0.05	
eee	0.08		
fff		0.10	

### Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 8. PCB Land Pattern

## 8.1 7x7 mm 48-QFN Land Pattern







Table 8.1.	PCB Land	d Pattern	Dimensions
------------	----------	-----------	------------

Dimension	MIN	ТҮР	МАХ
C1	6.05	6.15	6.25
C2	6.05	6.15	6.25
e	0.50 BSC		
X1	0.17	0.25	0.37
Y1	0.69	0.8	0.89
X2	5.65	5.75	5.85
Y2	5.65	5.75	5.85

Dimension	MIN	ТҮР	МАХ
Notes: General			
	millimeters (mm) unless otherwise	noted	
<ol> <li>All dimensions shown are in millimeters (mm) unless otherwise noted.</li> <li>This Land Pattern Design is based on the IPC-7351 guidelines.</li> <li>Solder Mask Design</li> </ol>			
1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.			
Stencil Design			
1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release			
2. The stencil thickness should be 0.125 mm (5 mils).			
3. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.			
4. The stencil aperture to center land pad size recommendation is 70% paste coverage.			
Card Assembly		. 2	
1. A No-Clean, Type-3 solder p	aste is recommended.		
2. The recommended card re-flow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.			

### 8.2 6x6 mm 40-QFN Land Pattern







Dimension	mm
C1	5.90
C2	5.90
e	0.50 BSC
X1	0.30
Y1	0.85
X2	4.65
Y2	4.65

Dimension	mm	
Notes:		
General		
1. All dimensions shown are in millimeters (mm) unless otherwise	noted.	
2. This Land Pattern Design is based on the IPC-7351 guidelines <b>Solder Mask Design</b>		
<ol> <li>All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µr minimum, all the way around the pad.</li> </ol>		
Stencil Design		
1. A stainless steel, laser-cut and electro-polished stencil with tra	pezoidal walls should be used to assure good solder paste release	
2. The stencil thickness should be 0.125 mm (5 mils).		
3. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.		
4. The stencil aperture to land pad size recommendation is 70% paste coverage.		
Card Assembly		
1. A No-Clean, Type-3 solder paste is recommended.		
2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.		

### 8.3 5x5 mm 32-QFN Land Pattern

The figure below illustrates the PCB land pattern details for Si5332 in 32-QFN package. The table below lists the values for the dimensions shown in the illustration.






Table 8.3. PCB Land Pattern Dimer	nsions
-----------------------------------	--------

Dimension	mm
C1	4.90
C2	4.90
e	0.50 BSC
X1	0.30
Y1	0.85
X2	3.60
Y2	3.60

Dimension	mm
Notes:	
General	
1. All dimensions shown are in millimeters (mm) unless otherwise	e noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines	
Solder Mask Design	
<ol> <li>All metal pads are to be non-solder mask defined (NSMD). Cle minimum, all the way around the pad.</li> </ol>	earance between the solder mask and the metal pad is to be 60 $\mu m$
Stencil Design	
1. A stainless steel, laser-cut and electro-polished stencil with tra	pezoidal walls should be used to assure good solder paste release
2. The stencil thickness should be 0.125 mm (5 mils).	
3. The ratio of stencil aperture to land pad size can be 1:1 for all p	perimeter pads.
4. The stencil aperture to land pad size recommendation is 70% p	paste coverage.
Card Assembly	
1. A No-Clean, Type-3 solder paste is recommended.	
2. The recommended card reflow profile is per the JEDEC/IPC J-	STD-020 specification for Small Body Components.

# 9. Top Marking




Figure 9.1. Si5332 Top Marking

Table 9.1. Top Marking Explanation	Table 9.1.	Тор	Marking	Explanation
------------------------------------	------------	-----	---------	-------------

Line	Characters	Description
1	Si5332g	Si5332 = Base part number
		g = Device Grade (A, B, C, D)
2	R-AMp	R = Product revision (see Ordering Guide for current revision)
		- = Dash character
		AM = Automotive grade temperature range (-40 °C to +105 °C) and Package (QFN)
		<ul> <li>p = Package Size</li> <li>1 = 6-output, 32-pin QFN</li> <li>2 = 8-output, 40-pin QFN</li> <li>3 = 12-output, 48-pin QFN</li> </ul>
	RxxxxA	R = product revision
		xxxxx = Customer specific NVM sequence number. NVM code assigned for custom, factory pre-programmed devices using ClockBuilder Pro.
		See Ordering Guide for more information.
3	ТТТТТТ	Manufacturing trace code
4	YYWW	Year (YY) and work week (WW) of package assembly

# 10. Revision History

## Revision 1.1

### January, 2021

- Added SmartClock health monitor and fault detection features.
- Added Si5332-AM3 ordering option, 12-output device in 48-QFN package.
- Changed "Inputx" pin names to "Universalx".
- Updated notes in Table 5.6 Differential Clock Output Specifications on page 26.
- Updated max specs in Table 5.9 Jitter Performance Specifications on page 30, Table 5.10 PCI-Express Clock Outputs (100 MHz HCSL) on page 31, and Table 5.11 Fanout Mode Additive Jitter Performance Specifications on page 32 based on Si5332-AM3 characterization results.

### **Revision 1.0**


July, 2020

- Added AEC-Q100 qualified.
- Updated Stencil Design notes in 8. PCB Land Pattern.
- Added health monitor and fault detection features.
- Added Si5332-AM3 ordering option, 12-output device in 48-QFN package.
- Changed "Inputx" pin names to "Universalx".

### **Revision 0.7**

September, 2019

Initial release.



#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required, or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for unclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs gradued to use of a Silicon Labs product in such as gradued to use of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs Iogo®, Bluegiga®, Bluegiga Logo®, ClockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro Iogo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri Iogo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

# http://www.silabs.com