



# VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 MHz to 1.4 GHz

### **Features**

- Available with any frequency from Internal fixed crystal frequency 10 to 945 MHz and select frequencies to 1.4 GHz
- 3rd generation DSPLL® with superior jitter performance (0.5 ps)
- 3x better temperature stability than SAW-based oscillators
- **Excellent PSRR performance**
- ensures high reliability and low
- Available CMOS, LVPECL, LVDS, and CML outputs
- 3.3, 2.5, and 1.8 V supply options
- Industry-standard 5 x 7 mm package and pinout
- Pb-free/RoHS-compliant




## **Applications**


- SONET/SDH
- xDSL
- 10 GbE LAN/WAN
- Low-jitter clock generation
- Optical modules
- Clock and data recovery

### **Description**

The Si550 VCXO utilizes Silicon Laboratories' advanced DSPLL® circuitry to provide a low-jitter clock at high frequencies. The Si550 supports any frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike traditional VCXOs, where a different crystal is required for each output frequency, the Si550 uses one fixed crystal to provide a wide range of output frequencies. This IC-based approach allows the crystal resonator to provide exceptional frequency stability and reliability. In addition, DSPLL clock synthesis provides superior supply noise rejection, simplifying the task of generating low-jitter clocks in noisy environments typically found in communication systems. The Si550 IC-based VCXO is factory-configurable for a wide variety of user specifications, including frequency, supply voltage, output format, tuning slope, and temperature stability. Specific configurations are factory programmed at time of shipment, thereby eliminating the long lead times associated with custom oscillators.

## **Functional Block Diagram**





# 1. Electrical Specifications

**Table 1. Recommended Operating Conditions** 

| Parameter                       | Symbol          | Test Condition  | Min                    | Тур | Max  | Units |
|---------------------------------|-----------------|-----------------|------------------------|-----|------|-------|
| Supply Voltage <sup>1</sup>     | $V_{DD}$        | 3.3 V option    | 2.97                   | 3.3 | 3.63 | V     |
|                                 |                 | 2.5 V option    | 2.25                   | 2.5 | 2.75 | V     |
|                                 |                 | 1.8 V option    | 1.71                   | 1.8 | 1.89 | V     |
| Supply Current                  | I <sub>DD</sub> | Output enabled  |                        |     |      |       |
|                                 |                 | LVPECL          | _                      | 120 | 130  |       |
|                                 |                 | CML             | _                      | 108 | 117  | mA    |
|                                 |                 | LVDS            | _                      | 99  | 108  |       |
|                                 |                 | CMOS            | _                      | 90  | 98   |       |
|                                 |                 | tristate mode   | _                      | 60  | 75   | mA    |
| Output Enable (OE) <sup>2</sup> |                 | V <sub>IH</sub> | 0.75 x V <sub>DD</sub> | _   | _    | V     |
|                                 |                 | $V_{IL}$        | -                      | _   | 0.5  | V     |
| Operating Temperature Range     | T <sub>A</sub>  |                 | -40                    | _   | 85   | °C    |

#### Notes:

- 1. Selectable parameter specified by part number. See 3. "Ordering Information" on page 10 for further details.
- **2.** OE pin includes a 17 k $\Omega$  resistor to  $V_{DD}$ .

Table 2. V<sub>C</sub> Control Voltage Input

| Parameter                              | Symbol            | Test Condition               | Min        | Тур                | Max      | Units    |
|--|-------------------|------------------------------|------------|--------------------|----------|----------|
| Control Voltage Tuning Slope 1,2,3     | $K_V$             | 10 to 90% of V <sub>DD</sub> | _          | 33                 |          |          |
|  |                   |                              | _          | 45                 | _        |          |
|  |                   |                              | _          | 90                 | _        | ppm/V    |
|  |                   |                              | _          | 135                | _        | ρριτι/ ν |
|  |                   |                              | _          | 180                | _        |          |
|  |                   |                              | _          | 356                | _        |          |
| Control Voltage Linearity <sup>4</sup> | L <sub>VC</sub>   | BSL                          | <b>-</b> 5 | ±1                 | +5       | %        |
|  |                   | Incremental                  | -10        | ±5                 | +10      | %        |
| Modulation Bandwidth                   | BW                |                              | 9.3        | 10.0               | 10.7     | kHz      |
| V <sub>C</sub> Input Impedance         | Z <sub>VC</sub>   |                              | 500        | _                  | _        | kΩ       |
| Nominal Control Voltage                | V <sub>CNOM</sub> | @ f <sub>O</sub>             | _          | V <sub>DD</sub> /2 | _        | V        |
| Control Voltage Tuning Range           | V <sub>C</sub>    |                              | 0          |                    | $V_{DD}$ | V        |

#### Notes

- 1. Positive slope; selectable option by part number. See 3. "Ordering Information" on page 10.
- 2. For best jitter and phase noise performance, always choose the smallest  $K_V$  that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope ( $K_V$ ), Stability, and Absolute Pull Range (APR)" for more information.
- **3.**  $K_V$  variation is  $\pm 10\%$  of typical values.
- **4.** BSL determined from deviation from best straight line fit with V<sub>C</sub> ranging from 10 to 90% of V<sub>DD</sub>. Incremental slope determined with V<sub>C</sub> ranging from 10 to 90% of V<sub>DD</sub>.



**Table 3. CLK± Output Frequency Characteristics** 

| Parameter                            | Symbol           | Test Condition                               | Min  | Тур | Max  | Units |
|--------------------------------------|------------------|--|------|-----|------|-------|
| Nominal Frequency <sup>1,2,3</sup>   | f <sub>O</sub>   | LVDS/CML/LVPECL                              | 10   | _   | 945  | MHz   |
|                                      |                  | CMOS   | 10   | _   | 160  | MHz   |
| Temperature Stability <sup>1,4</sup> |                  | $T_A = -40 \text{ to } +85 ^{\circ}\text{C}$ | -20  | _   | +20  |       |
|                                      |                  |  | -50  | _   | +50  | ppm   |
|                                      |                  |  | -100 | _   | +100 |       |
| Absolute Pull Range <sup>1,4</sup>   | APR              |  | ±12  | _   | ±375 | ppm   |
| Aging                                |                  | Frequency drift over first year.             | _    |     | ±3   | ppm   |
|                                      |                  | Frequency drift over 15 year life.           | _    | _   | ±10  | ррш   |
| Power up Time <sup>5</sup>           | t <sub>osc</sub> |  |      |     | 10   | ms    |

- 1. See Section 3. "Ordering Information" on page 10 for further details.
- 2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.
- 3. Nominal output frequency set by  $V_{CNOM} = V_{DD}/2$ .
- **4.** Selectable parameter specified by part number.
- **5.** Time from power up or tristate mode to f<sub>O</sub>.

Table 4. CLK± Output Levels and Symmetry

| Parameter                         | Symbol          | Test Condition                   | Min                    | Тур                    | Max                    | Units    |
|-----------------------------------|-----------------|----------------------------------|------------------------|------------------------|------------------------|----------|
| LVPECL Output Option <sup>1</sup> | Vo              | mid-level                        | V <sub>DD</sub> – 1.42 | _                      | V <sub>DD</sub> – 1.25 | V        |
|                                   | V <sub>OD</sub> | swing (diff)                     | 1.1                    |                        | 1.9                    | $V_{PP}$ |
|                                   | V <sub>SE</sub> | swing (single-ended)             | 0.55                   | _                      | 0.95                   | $V_{PP}$ |
| LVDS Output Option <sup>2</sup>   | Vo              | mid-level                        | 1.125                  | 1.20                   | 1.275                  | V        |
|                                   | V <sub>OD</sub> | swing (diff)                     | 0.5                    | 0.7                    | 0.9                    | $V_{PP}$ |
|                                   | Vo              | 2.5/3.3 V option mid-level       | _                      | V <sub>DD</sub> – 1.30 | _                      | V        |
| CML Output Option <sup>2</sup>    | VO              | 1.8 V option mid-level           | _                      | V <sub>DD</sub> – 0.36 |                        | V        |
| CIVIL Output Option               | V.              | 2.5/3.3 V option swing (diff)    | 1.10                   | 1.50                   | 1.90                   | $V_{PP}$ |
|                                   | V <sub>OD</sub> | 1.8 V option swing (diff)        | 0.35                   | 0.425                  | 0.50                   | $V_{PP}$ |
| CMOS Output Option <sup>3</sup>   | V <sub>OH</sub> | I <sub>OH</sub> = 32 mA          | 0.8 x V <sub>DD</sub>  | _                      | $V_{DD}$               | V        |
|                                   | V <sub>OL</sub> | I <sub>OL</sub> = 32 mA          | _                      | _                      | 0.4                    | V        |
| Rise/Fall time (20/80%)           | $t_{R,} t_{F}$  | LVPECL/LVDS/CML                  | _                      | _                      | 350                    | ps       |
|                                   |                 | CMOS with C <sub>L</sub> = 15 pF | _                      | 1                      | _                      | ns       |
| Symmetry (duty cycle)             | SYM             |                                  | 45                     | _                      | 55                     | %        |

### Notes:

- **1.** 50  $\Omega$  to  $V_{DD}$  2.0 V.
- **2.**  $R_{term} = 100 \Omega$  (differential).
- 3.  $C_L = 15 \, pF$



Table 5. CLK± Output Phase Jitter

| Parameter                           | Symbol | Test Condition            | Min | Тур  | Max | Units |
|-------------------------------------|--------|---------------------------|-----|------|-----|-------|
| Phase Jitter (RMS) <sup>1,2,3</sup> | фј     | Kv = 33 ppm/V             |     |      |     |       |
| for F <sub>OUT</sub> ≥ 500 MHz      |        | 12 kHz to 20 MHz (OC-48)  | _   | 0.26 | _   | ps    |
|                                     |        | 50 kHz to 80 MHz (OC-192) | _   | 0.26 | _   |       |
|                                     |        | Kv = 45 ppm/V             |     |      |     |       |
|                                     |        | 12 kHz to 20 MHz (OC-48)  | _   | 0.27 | _   | ps    |
|                                     |        | 50 kHz to 80 MHz (OC-192) | _   | 0.26 | _   |       |
|                                     |        | Kv = 90 ppm/V             |     |      |     |       |
|                                     |        | 12 kHz to 20 MHz (OC-48)  | _   | 0.32 | _   | ps    |
|                                     |        | 50 kHz to 80 MHz (OC-192) | _   | 0.26 | _   |       |
|                                     |        | Kv = 135 ppm/V            |     |      |     |       |
|                                     |        | 12 kHz to 20 MHz (OC-48)  | _   | 0.40 | _   | ps    |
|                                     |        | 50 kHz to 80 MHz (OC-192) | _   | 0.27 | _   |       |
|                                     |        | Kv = 180 ppm/V            |     |      |     |       |
|                                     |        | 12 kHz to 20 MHz (OC-48)  | _   | 0.49 | _   | ps    |
|                                     |        | 50 kHz to 80 MHz (OC-192) | _   | 0.28 | _   |       |
|                                     |        | Kv = 356 ppm/V            |     |      |     |       |
|                                     |        | 12 kHz to 20 MHz (OC-48)  | _   | 0.87 | _   | ps    |
|                                     |        | 50 kHz to 80 MHz (OC-192) |     | 0.33 |     |       |

- 1. Refer to AN255, AN256, and AN266 for further information.
- 2. For best jitter and phase noise performance, always choose the smallest K<sub>V</sub> that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K<sub>V</sub>), Stability, and Absolute Pull Range (APR)" for more information.
- 3. See "AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO" for comparison highlighting power supply rejection (PSR) advantage of Si55x versus SAW-based solutions.
- 4. Max jitter for LVPECL output with V<sub>C</sub>=1.65V, V<sub>DD</sub>=3.3V, 155.52 MHz.
   5. Max offset frequencies: 80 MHz for F<sub>OUT</sub> ≥ 250 MHz, 20 MHz for 50 MHz ≤ F<sub>OUT</sub> <250 MHz,</li> 2 MHz for 10 MHz  $\leq$  F<sub>OUT</sub> <50 MHz.



Table 5. CLK± Output Phase Jitter (Continued)

| Parameter                               | Symbol | Test Condition            | Min | Тур  | Max | Units |
|---|--------|---------------------------|-----|------|-----|-------|
| Phase Jitter (RMS) <sup>1,2,3,4,5</sup> | фј     | Kv = 33 ppm/V             |     |      |     |       |
| for F <sub>OUT</sub> of 125 to 500 MHz  |        | 12 kHz to 20 MHz (OC-48)  | _   | 0.37 | _   | ps    |
|   |        | 50 kHz to 80 MHz (OC-192) | _   | 0.33 | _   |       |
|   |        | Kv = 45 ppm/V             |     |      |     |       |
|   |        | 12 kHz to 20 MHz (OC-48)  | _   | 0.37 | 0.4 | ps    |
|   |        | 50 kHz to 80 MHz (OC-192) | _   | 0.33 | _   |       |
|   |        | Kv = 90 ppm/V             |     |      |     |       |
|   |        | 12 kHz to 20 MHz (OC-48)  | _   | 0.43 | _   | ps    |
|   |        | 50 kHz to 80 MHz (OC-192) | _   | 0.34 | _   |       |
|   |        | Kv = 135 ppm/V            |     |      |     |       |
|   |        | 12 kHz to 20 MHz (OC-48)  | _   | 0.50 | _   | ps    |
|   |        | 50 kHz to 80 MHz (OC-192) | _   | 0.34 | _   |       |
|   |        | Kv = 180 ppm/V            |     |      |     |       |
|   |        | 12 kHz to 20 MHz (OC-48)  | _   | 0.59 | _   | ps    |
|   |        | 50 kHz to 80 MHz (OC-192) | _   | 0.35 | _   |       |
|   |        | Kv = 356 ppm/V            |     |      |     |       |
|   |        | 12 kHz to 20 MHz (OC-48)  | _   | 1.00 | _   | ps    |
|   |        | 50 kHz to 80 MHz (OC-192) |     | 0.39 | _   |       |

- 1. Refer to AN255, AN256, and AN266 for further information.
- 2. For best jitter and phase noise performance, always choose the smallest K<sub>V</sub> that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope ( $K_V$ ), Stability, and Absolute Pull Range (APR)" for more information.
- 3. See "AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO" for comparison highlighting power supply rejection (PSR) advantage of Si55x versus SAW-based solutions.
- 4. Max jitter for LVPECL output with V<sub>C</sub>=1.65V, V<sub>DD</sub>=3.3V, 155.52 MHz.
   5. Max offset frequencies: 80 MHz for F<sub>OUT</sub> ≥ 250 MHz, 20 MHz for 50 MHz ≤ F<sub>OUT</sub> <250 MHz, 2 MHz for 10 MHz ≤ F<sub>OUT</sub> <50 MHz.</li>



Table 5. CLK± Output Phase Jitter (Continued)

| Parameter                           | Symbol | Test Condition           | Min | Тур  | Max | Units |
|-------------------------------------|--------|--------------------------|-----|------|-----|-------|
| Phase Jitter (RMS) <sup>1,2,5</sup> | фЈ     | Kv = 33 ppm/V            |     |      |     |       |
| for F <sub>OUT</sub> 10 to 160 MHz  |        | 12 kHz to 20 MHz (OC-48) | _   | 0.63 |     | ps    |
| CMOS Output Only                    |        | 50 kHz to 20 MHz         | _   | 0.62 | _   |       |
|                                     |        | Kv = 45 ppm/V            |     |      |     |       |
|                                     |        | 12 kHz to 20 MHz (OC-48) | _   | 0.63 | _   | ps    |
|                                     |        | 50 kHz to 20 MHz         | _   | 0.62 | _   |       |
|                                     |        | Kv = 90 ppm/V            |     |      |     |       |
|                                     |        | 12 kHz to 20 MHz (OC-48) | _   | 0.67 | _   | ps    |
|                                     |        | 50 kHz to 20 MHz         | _   | 0.66 | _   |       |
|                                     |        | Kv = 135 ppm/V           |     |      |     |       |
|                                     |        | 12 kHz to 20 MHz (OC-48) | _   | 0.74 | _   | ps    |
|                                     |        | 50 kHz to 20 MHz         | _   | 0.72 |     |       |
|                                     |        | Kv = 180 ppm/V           |     |      |     |       |
|                                     |        | 12 kHz to 20 MHz (OC-48) | _   | 0.83 | _   | ps    |
|                                     |        | 50 kHz to 20 MHz         | _   | 8.0  |     |       |
|                                     |        | Kv = 356 ppm/V           |     |      |     |       |
|                                     |        | 12 kHz to 20 MHz (OC-48) | _   | 1.26 | _   | ps    |
|                                     |        | 50 kHz to 20 MHz         |     | 1.2  | _   |       |

- 1. Refer to AN255, AN256, and AN266 for further information.
- 2. For best jitter and phase noise performance, always choose the smallest K<sub>V</sub> that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K<sub>V</sub>), Stability, and Absolute Pull Range (APR)" for more information.
- 3. See "AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO" for comparison highlighting power supply rejection (PSR) advantage of Si55x versus SAW-based solutions.
- **4.** Max jitter for LVPECL output with  $V_C$ =1.65V,  $V_{DD}$ =3.3V, 155.52 MHz.
- 5. Max offset frequencies: 80 MHz for  $F_{OUT} \ge 250$  MHz, 20 MHz for 50 MHz  $\le F_{OUT} < 250$  MHz, 2 MHz for 10 MHz  $\le F_{OUT} < 50$  MHz.

### Table 6. CLK± Output Period Jitter

| Parameter                        | Symbol           | Test Condition               | Min        | Тур           | Max                  | Units |
|----------------------------------|------------------|------------------------------|------------|---------------|----------------------|-------|
| Period Jitter*                   | J <sub>PER</sub> | RMS                          |            | 2             |                      | ps    |
|                                  |                  | Peak-to-Peak                 |            | 14            |                      |       |
| *Note: Any output mode including | MOS IVDI         | TCL IVDS CML N = 1000 avalor | Defeate AA | 1070 fam from | la a u i india una a | 4:    |

\*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to AN279 for further information.



**Table 7. CLK± Output Phase Noise (Typical)** 

| Offset Frequency | 74.25 MHz       | 155.52 MHz  | 491.52 MHz  | 622.08 MHz      | Units  |
|------------------|-----------------|-------------|-------------|-----------------|--------|
|                  | 90 ppm/V        | 45 ppm/V    | 45 ppm/V    | 135 ppm/V       |        |
|                  | LVPECL          | LVPECL      | LVPECL      | LVPECL          |        |
| 100 Hz           | <del>-</del> 87 | -86         | <b>–</b> 75 | <del>-</del> 65 |        |
| 1 kHz            | -114            | <b>–111</b> | -100        | <b>-</b> 90     |        |
| 10 kHz           | -132            | <b>–128</b> | <b>–116</b> | -109            |        |
| 100 kHz          | -142            | -133        | -124        | <b>–121</b>     | dBc/Hz |
| 1 MHz            | -148            | -144        | <b>–135</b> | -134            |        |
| 10 MHz           | <b>–150</b>     | <b>–147</b> | -146        | -146            |        |
| 100 MHz          | n/a             | n/a         | -147        | -147            |        |

**Table 8. Environmental Compliance**The Si550 meets the following qualification test requirements.

| Parameter                  | Conditions/Test Method   |
|----------------------------|--------------------------|
| Mechanical Shock           | MIL-STD-883, Method 2002 |
| Mechanical Vibration       | MIL-STD-883, Method 2007 |
| Solderability              | MIL-STD-883, Method 203  |
| Gross & Fine Leak          | MIL-STD-883, Method 1014 |
| Resistance to Solder Heat  | MIL-STD-883, Method 2036 |
| Moisture Sensitivity Level | J-STD-020, MSL 1         |
| Contact Pads               | J-STD-020, MSL 1         |

### **Table 9. Thermal Characteristics**

(Typical values TA = 25 °C,  $V_{DD}$  = 3.3 V)

| Parameter                              | Symbol            | Test Condition | Min | Тур  | Max | Unit |
|--|-------------------|----------------|-----|------|-----|------|
| Thermal Resistance Junction to Ambient | $\theta_{\sf JA}$ | Still Air      | _   | 84.6 | _   | °C/W |
| Thermal Resistance Junction to Case    | $\theta_{\sf JC}$ | Still Air      | _   | 38.8 | _   | °C/W |
| Ambient Temperature                    | T <sub>A</sub>    |                | -40 | _    | 85  | °C   |
| Junction Temperature                   | TJ                |                | _   | _    | 125 | °C   |




Table 10. Absolute Maximum Ratings<sup>1</sup>

| Parameter   | Symbol            | Rating                        | Units   |
|---|-------------------|-------------------------------|---------|
| Maximum Operating Temperature   | T <sub>AMAX</sub> | 85                            | °C      |
| Supply Voltage, 1.8 V Option  | $V_{DD}$          | -0.5 to +1.9                  | V       |
| Supply Voltage, 2.5/3.3 V Option  | $V_{DD}$          | -0.5 to +3.8                  | V       |
| Input Voltage   | V <sub>I</sub>    | -0.5 to V <sub>DD</sub> + 0.3 | V       |
| Storage Temperature   | T <sub>S</sub>    | -55 to +125                   | °C      |
| ESD Sensitivity (HBM, per JESD22-A114)  | ESD               | 2500                          | V       |
| Soldering Temperature (Pb-free profile) <sup>2</sup>                          | T <sub>PEAK</sub> | 260                           | °C      |
| Soldering Temperature Time @ T <sub>PEAK</sub> (Pb-free profile) <sup>2</sup> | t <sub>P</sub>    | 20–40                         | seconds |

- 1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2. The device is compliant with JEDEC J-STD-020C. Refer to Si5xx Packaging FAQ available for download from www.silabs.com/VCXO for further information, including soldering profiles.



# 2. Pin Descriptions



**Table 11. Si550 Pin Descriptions** 


| Pin | Name                   | Туре         | Function  |
|-----|------------------------|--------------|---|
| 1   | V <sub>C</sub>         | Analog Input | Control Voltage   |
| 2   | OE*                    | Input        | Output Enable (Polarity = High):  0 = clock output disabled (outputs tri-stated)  1 = clock output enabled  Output Enable (Polarity = Low):  0 = clock output enabled  1 = clock output disabled (outputs tri-stated) |
| 3   | GND                    | Ground       | Electrical and Case Ground  |
| 4   | CLK+                   | Output       | Oscillator Output   |
| 5   | CLK-<br>(N/A for CMOS) | Output       | Complementary Output (N/C for CMOS, make no external connection)  |
| 6   | V <sub>DD</sub>        | Power        | Power Supply Voltage  |

\*Note: OE includes 17  $k\Omega$  pullup resistor to  $V_{DD}$ . See Section 3. "Ordering Information" on page 10 for details on OE polarity ordering options.



# 3. Ordering Information

The Si550 supports a variety of options including frequency, temperature stability, tuning slope, output format, and  $V_{DD}$ . Specific device configurations are programmed into the Si550 at time of shipment. Configurations are specified using the Part Number Configuration chart shown below. Silicon Labs provides a web browser-based part number configuration utility to simplify this process. Refer to <a href="https://www.silabs.com/VCXOPartNumber">www.silabs.com/VCXOPartNumber</a> to access this tool and for further ordering instructions. The Si550 VCXO series is available in an industry-standard, RoHS compliant, lead-free, 6-pad, 5 x 7 mm package. Tape and reel packaging is an ordering option.



Example Part Number: 550AF622M080DGR is a 5 x 7 mm VCXO in a 6 pad package. The nominal frequency is 622.080 MHz, with a 3.3 V supply, LVPECL output, and Output Enable active high polarity. Temperature stability is specified as ±50 ppm and the tuning slope is 135 ppm/V. The part is specified for a –40 to +85 C° ambient temperature range operation and is shipped in tape and reel format.

**Figure 1. Part Number Convention** 



# 4. Package Outline and Suggested Pad Layout

Figure 2 illustrates the package details for the Si550. Table 12 lists the values for the dimensions shown in the illustration.




Figure 2. Si550 Outline Diagram

**Table 12. Package Diagram Dimensions (mm)** 

| Dimension | Min       | Nom  | Max  |
|-----------|-----------|------|------|
| А         | 1.50      | 1.65 | 1.80 |
| b         | 1.30      | 1.40 | 1.50 |
| С         | 0.50      | 0.60 | 0.70 |
| D         | 5.00 BSC  |      |      |
| D1        | 4.30      | 4.40 | 4.50 |
| е         | 2.54 BSC. |      |      |
| Е         | 7.00 BSC. |      |      |
| E1        | 6.10      | 6.20 | 6.30 |
| Н         | 0.55      | 0.65 | 0.75 |
| L         | 1.17      | 1.27 | 1.37 |
| р         | 1.80      | _    | 2.60 |
| R         | 0.70 REF  |      |      |
| aaa       | 0.15      |      |      |
| bbb       | 0.15      |      |      |
| ccc       | 0.10      |      |      |
| ddd       | 0.10      |      |      |
| eee       | 0.50      |      |      |



# 5. 6-Pin PCB Land Pattern

Figure 3 illustrates the 6-pin PCB land pattern for the Si550. Table 13 lists the values for the dimensions shown in the illustration.




Figure 3. Si550 PCB Land Pattern

Table 13. PCB Land Pattern Dimensions (mm)

| Dimension | Min         | Max  |  |
|-----------|-------------|------|--|
| D2        | 5.08 REF    |      |  |
| е         | 2.54 BSC    |      |  |
| E2        | 4.15 REF    |      |  |
| GD        | 0.84        | _    |  |
| GE        | 2.00        | _    |  |
| VD        | 8.20 REF    |      |  |
| VE        | 7.30 REF    |      |  |
| Х         | 1.70 TYP    |      |  |
| Υ         | 2.15 REF    |      |  |
| ZD        | <del></del> |      |  |
| ZE        | _           | 6.30 |  |
| • • •     | ·           | ·    |  |


### Notes:

- 1. Dimensioning and tolerancing per the ANSI Y14.5M-1994 specification.
- 2. Land pattern design based on IPC-7351 guidelines.
- 3. All dimensions shown are at maximum material condition (MMC).
- 4. Controlling dimension is in millimeters (mm).

SHIPPN LAD

# 6. Top Marking

# 6.1. Si550 Top Marking



# 6.2. Top Marking Explanation

| Line   | Position     | Description   |  |
|--|--------------|---|--|
| 1  | 1–10         | "SiLabs"+ Part Family Number, 550 (First 3 characters in part number)               |  |
| 2  | 1–10         | Si550: Option1+Option2+Freq(6007)+Temp  |  |
| 3  | Trace Code   |   |  |
|  | Position 1   | Pin 1 orientation mark (dot)  |  |
| Position 2 Product Revision (D)                                  |              | Product Revision (D)  |  |
|  | Position 3–6 | on 3–6 Tiny Trace Code (4 alphanumeric characters per assembly release instructions |  |
| Position 7 Year (least significant year digit), to be assigned b |              | Year (least significant year digit), to be assigned by assembly site (ex: 2010 = 0) |  |
|  | Position 8–9 | Calendar Work Week number (1–53), to be assigned by assembly site                   |  |
|  | Position 10  | "+" to indicate Pb-Free and RoHS-compliant  |  |



# **DOCUMENT CHANGE LIST**

### Revision 0.6 to Revision 1.0

- Updated Table 4 on page 3.
  - Updated 2.5 V/3.3 V and 1.8 V CML output level specifications.
- Updated Table 5 on page 4.
  - Removed the words "Differential Modes: LVPECL/LVDS/CML" in the footnote referring to AN256.
  - Added footnotes clarifying max offset frequency test conditions.
  - Added CMOS phase jitter specs.
- Updated Table 10 on page 8.
  - Separated 1.8 V, 2.5 V/3.3 V supply voltage specifications.
- Updated and clarified Table 8 on page 7
  - Added "Moisture Sensitivity Level" and "Contact Pads" rows.
- Updated 6. "Top Marking" on page 13 to reflect specific marking information (previously, figure was generic).
- Updated 4. "Package Outline and Suggested Pad Layout" on page 11.
  - Added cyrstal impedance pin in Figure 2 on page 11 and Table 12 on page 11.
- Reordered spec tables and back matter to conform to data sheet quality conventions.

### Revision 1.0 to Revision 1.1


■ Added Table 9, "Thermal Characteristics," on page 7.

### Revision 1.1 to Revision 1.2

June, 2018

- Changed "Trays" to "Coil Tape" in section
  - 3. "Ordering Information"











www.silabs.com/quality



Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

#### Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silicon Labs®, Silicon Labs®, Bluegiga®, Bluegiga®, Bluegiga Logo®, ClockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701