

## DATASHEET


## **General Description**

The ICS854S01I is a high performance 2:1 Differential-to-LVDS Multiplexer. The ICS854S01I can also perform differential translation because the differential inputs accept LVPECL, LVDS or CML levels. The ICS854S01I is packaged in a small 3mm x 3mm 16 VFQFN package, making it ideal for use on space constrained boards.


#### **Features**

- 2:1 LVDS MUX
- One LVDS output pair
- Two differential clock inputs can accept: LVPECL, LVDS, CML
- Maximum input/output frequency: 2.5GHz
- Translates LVCMOS/LVTTL input signals to LVDS levels by using a resistor bias network on nPCLK0, nPCLK1
- RMS additive phase jitter: 0.06ps (typical)
- Propagation delay: 600ps (maximum)
- Part-to-part skew: 350ps (maximum)
- Full 3.3V supply mode
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

## **Block Diagram**



## **Pin Assignment**



#### ICS854S01I

16-Lead VFQFN 3mm x 3mm x 0.925mm package body K Package **Top View** 



**Table 1. Pin Descriptions** 

Number	Name	Ту	ре	Description
1	PCLK0	Input	Pulldown	Non-inverting differential clock input.
2	nPCLK0	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>DD</sub> /2 default when left floating.
3	PCLK1	Input	Pulldown	Non-inverting differential clock input.
4	nPCLK1	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>DD</sub> /2 default when left floating.
5	RESERVED	Reserve		Reserve pin.
6	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects PCLK1, nPCLK1 inputs. When LOW, selects PCLK0, nPCLK0 inputs. LVCMOS / LVTTL interface levels.
7, 16	nc	Unused		No connects.
8, 13	$V_{DD}$	Power		Power supply pins.
9, 12, 14, 15	GND	Power		Power supply ground.
10, 11	nQ, Q	Output		Differential output pair. LVDS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

# **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			2		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			37		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			37		kΩ

## **Function Tables**

**Table 3. Control Input Function Table** 

CLK_SEL	PCLK Selected
0	PCLK0, nPCLK0
1	PCLK1, nPCLK1



## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Outputs, I <sub>O</sub> Continuous Current Surge Current	10mA 15mA
Package Thermal Impedance, $\theta_{JA}$	74.7°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

### **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{DD}$  = 3.3V ± 5%,  $T_A$  = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Power Supply Voltage		3.135	3.3	3.465	٧
I <sub>DD</sub>	Power Supply Current				40	mA

## Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD}$ = 3.3V ± 5%, $T_A$ = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2.2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub>	Input High Current	CLK_SEL	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V			150	μA
I <sub>IL</sub>	Input Low Current	CLK_SEL	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-10			μA

## Table 4C. LVPECL DC Characteristics, $V_{DD}$ = 3.3V $\pm$ 5%, $T_A$ = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	PCLK0, nPCLK0, PCLK1, nPCLK1	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V			150	μА
	Input Low	PCLK0, PCLK1	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-10			μA
¹IL	Current	nPCLK0, nPCLK1	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μA
V <sub>PP</sub>	Peak-to-Peak	Voltage; NOTE 1		0.15		1.2	V
V <sub>CMR</sub>	Common Moo NOTE 1, 2	de Input Voltage;		1.2		V <sub>DD</sub>	V

NOTE 1:  $V_{IL}$  should not be less than -0.3V.

NOTE 2: Common mode input voltage is defined as  $V_{\mbox{\scriptsize IH}}.$ 



Table 4D. LVDS DC Characteristics,  $V_{DD}$  = 3.3V ± 5%,  $T_A$  = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		247		454	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV
V <sub>OS</sub>	Offset Voltage		1.125		1.375	V
ΔV <sub>OS</sub>	V <sub>OS</sub> Magnitude Change				50	mV

#### **AC Electrical Characteristics**

Table 5. AC Characteristics,  $V_{DD}$  = 3.3V ± 5%,  $T_A$  = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency				2.5	GHz
t <sub>PD</sub>	Propagation Delay; NOTE 1		250	400	600	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	155.52MHz, Integration Range: 12kHz – 20MHz)		0.06		ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 3				350	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	100		275	ps
odc	Output Duty Cycle		49		51	%
MUX_ISOLATION	MUX Isolation; NOTE 4	f <sub>OUT</sub> = 155.52MHz, V <sub>PP</sub> = 400mV		86		dB

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters measured at  $\leq$  1.0GHz unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and

with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 4: Q, nQ outputs measured differentially. See Parameter Measurement Information to MUX Isolation diagram.



### **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


The source generator "IFR2042 10kHz – 56.4GHz Low Noise Signal Generator as external input to an Agilent 8133A 3GHz Pulse Generator"




## **Parameter Measurement Information**




**LVDS Output Load AC Test Circuit** 




**Differential Input Level** 




Part-to-Part Skew



**MUX** Isolation




**Output Rise/Fall Time** 




**Propagation Delay** 




# **Parameter Measurement Information, continued**



Output Duty Cycle/Pulse Width/Period



**Differential Output Voltage Setup** 



**Offset Voltage Setup** 



# **Application Information**

#### Wiring the Differential Input to Accept Single Ended Levels

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF =  $V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




Figure 1. Single-Ended Signal Driving Differential Input

### **Recommendations for Unused Input Pins**

#### Inputs:

#### **PCLK/nPCLK Inputs:**

For applications not requiring the use of the differential input, both PCLK and nPCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from PCLK to ground.



#### **LVPECL Clock Input Interface**

The PCLK /nPCLK accepts LVPECL, LVDS and other differential signals. Both signals must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 2A to 2C* show interface examples for the PCLK/ nPCLK input driven by the most common driver types. The




Figure 2A. PCLK/nPCLK Input Driven by a 3.3V LVDS Driver




Figure 2C. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 2E. PCLK/nPCLK Input Driven by a CML Driver

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2B. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple




Figure 2D. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver



## **Application Schematic Example**

Figure 3 shows an example of ICS854S01I application schematic. This device can accept different types of input signal. In this example, the input is driven by a LVDS driver. The decoupling capacitor should be located as close as possible to the power pin.

Note: Thermal pad (E-pad) must be connected to ground (GND).




Figure 3. ICS854S01I Application Schematic Example



#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a quideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.





Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)



### 3.3V LVDS Driver Termination

A general LVDS interface is shown in *Figure 5* In a 100 $\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of 100 $\Omega$  across near the receiver input. For a multiple

LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.



**Figure 5. Typical LVDS Driver Termination** 



#### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS854S01I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for theICS854S01I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

• Power (core)<sub>MAX</sub> =  $V_{DD\ MAX} * I_{DD\ MAX} = 3.465V * 40mA = 138.6mW$ 

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.7°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.139\text{W} * 74.7^{\circ}\text{C/W} = 95.4^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance  $\theta_{JA}$  for 16 Lead VFQFN, Forced Convection

$\theta_{JA}$ by Velocity					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W		



## **Reliability Information**

# Table 7. $\theta_{\text{JA}}$ vs. Air Flow Table for a 16 Lead VFQFN

θ <sub>JA</sub> by Velocity					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W		


## **Transistor Count**

The transistor count for ICS854S01I is: 257

This is a suggested replacement for ICS85401




# Package Drawings - Sheet 1





# Package Drawings - Sheet 2





# **Ordering Information**

## **Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
854S01AKILF	4S1A	"Lead-Free" 16 Lead VFQFN	Tube	-40°C to 85°C
854S01AKILFT	4S1A	"Lead-Free" 16 Lead VFQFN	Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

# **Revision History**

Date	Description of Change
6/15/2017	Updated the package drawings
11/2/2012	Added Note: Thermal pad (E-pad) must be connected to ground (GND).
10/29/2012	Deleted HiperClockS Logo. Updated GD paragraph to include CML. Added CML to 3rd bullet. Added figures 2D and 2E. Deleted quantity from tape and reel.

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/