

### Description

The 5P49V6975 is a programmable clock generator intended for high-performance consumer, networking, industrial, computing, and data-communications applications. The device is a member of Renesas' sixth generation of programmable clock technology, VersaClock 6E.

The 5P49V6975 contains an internal crystal, which eliminates the need for external crystal and load cap tuning.

Two select pins allow up to four different configurations to be programmed, and can be used for different operating modes (full function, partial function, partial power-down), regional standards (US, Japan, Europe) or system production margin testing. The 5P49V6975 can be configured to use one of two I<sup>2</sup>C addresses to allow the use of multiple devices in a system.


## Typical Applications

- Ethernet switch/router
- PCI Express 1.0/2.0/3.0/4.0 spread spectrum on
- PCI Express 1.0/2.0/3.0/4.0/5.0 spread spectrum off
- Broadcast video/audio timing
- Multi-function printer
- Processor and FPGA clocking
- Any-frequency clock conversion
- MSAN/DSLAM/PON
- Fiber Channel, SAN
- Telecom line cards
- Laser distance sensing

#### **Features**

- Internal crystal input integrated into package
- Flexible 1.8V, 2.5V, 3.3V power rails
- High-performance, low phase noise PLL, < 0.5ps RMS typical phase jitter on outputs
- Four banks of internal OTP memory
  - In-system or factory programmable
  - Two select pins accessible with processor GPIOs or bootstrapping
- I<sup>2</sup>C serial programming interface
  - 0xD0 or 0xD4 I<sup>2</sup>C address options allow multiple devices configured in a same system
- Reference LVCMOS output clock
- Four universal output pairs individually configurable:
  - Differential (LVPECL, LVDS, or HCSL)
  - Two single-ended (2 LVCMOS in-phase or 180 degrees out of phase)
  - I/O VDDs can be mixed and matched, supporting 1.8V (LVDS and LVCMOS), 2.5V, or 3.3V
  - · Independent spread spectrum on each output pair
- Output frequency ranges:
  - LVCMOS clock outputs: 1kHz to 200MHz
  - LVDS, LVPECL, HCSL differential clock outputs: 1kHz to 350MHz
- Programmable output enable or power-down mode
- Available in 4 × 4 mm 24-LGA package
- -40° to +85°C industrial temperature operation

## Block Diagram






## Contents

1.	Pin Assignments	3
2.	Pin Descriptions	3
3.	Absolute Maximum Ratings	5
4.	Thermal Characteristics	5
5.	Recommended Operating Conditions	5
6.	Electrical Characteristics	6
7.	Test Loads	13
8.	Jitter Performance Characteristics	14
9.	PCI Express Jitter Performance and Specification	15
10.	Features and Functional Blocks	17
	10.1 Device Startup and Power-on-Reset	17
	10.2 Reference Clock and Selection	18
	10.3 Manual Switchover	18
	10.4 Programmable Loop Filter	19
	10.5 Fractional Output Dividers (FOD)	19
	10.5.1 Individual Spread Spectrum Modulation	19
	10.5.2 Bypass Mode	19
	10.5.3 Cascaded Mode	19
	10.5.4 Dividers Alignment	19
	10.5.5 Programmable Skew	20
	10.6 Output Drivers	20
	10.7 SD/OE Pin Function	20
	10.8 I <sup>2</sup> C Operation	21
11.	31 11	
	11.1 Input – Driving the CLKIN	23
	11.1.1 Wiring the CLKIN Pin to Accept Single-Ended Inputs	23
	11.1.2 Driving CLKIN with Differential Clock	
	11.2 Output – Single-ended or Differential Clock Terminations	24
	11.2.1 LVDS Termination	24
	11.2.2 LVPECL Termination	25
	11.2.3 HCSL Termination	26
	11.2.4 LVCMOS Termination	26
12.	Package Outline Drawings	26
13.	Marking Diagram	27
14.	Ordering Information	27
15.	Revision History	28



# 1. Pin Assignments

Figure 1. Pin Assignments for  $4 \times 4$  mm 24-LGA Package – Top View



## 2. Pin Descriptions

Table 1. Pin Descriptions

Number	Name	Туре		Description
1	CLKIN	Input	Internal Pull-down	Differential clock input. Weak $100k\Omega$ internal pull-down.
2	CLKINB	Input	Internal Pull-down	Complementary differential clock input. Weak $100 k\Omega$ internal pull-down.
3	NC			No connect.
4	NC			No connect
5	$V_{DDA}$	Power		Analog functions power supply pin. Connect to 1.8V to 3.3V. $V_{DDA}$ and $V_{DDD}$ should have the same voltage applied.
6 CLKSEL Input Internal Pull-down			Input clock select. Selects the active input reference source in manual switchover mode.  0 = Internal crystal (default).  1 = CLKIN, CLKINB.  See <i>Table 20. Input Clock Select</i> for details.	



Number	Name	Туре		Description
7	SD/OE	Input	Internal Pull-down	Enables/disables the outputs (OE) or powers down the chip (SD).
8	SEL1/SDA	Input	Internal Pull-down	Configuration select pin, or I <sup>2</sup> C SDA input as selected by OUTO_SEL_I2CB. Weak internal pull-down resistor.
9	SEL0/SCL	Input	Internal Pull-down	Configuration select pin, or I <sup>2</sup> C SCL input as selected by OUT0_SEL_I2CB. Weak internal pull-down resistor.
10	V <sub>DDO</sub> 4	Po	wer	Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT4/OUT4B.
11	OUT4	Out	tput	Output clock 4. Refer to <i>Output Drivers</i> section for more details.
12	OUT4B	Out	tput	Complementary output clock 4. Refer to <i>Output Drivers</i> section for more details.
13	OUT3B	Out	tput	Complementary output clock 3. Refer to <i>Output Drivers</i> section for more details.
14	OUT3	Out	tput	Output clock 3. Refer to <i>Output Drivers</i> section for more details.
15	V <sub>DDO</sub> 3	Power		Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT3/OUT3B.
16	OUT2B	Output		Complementary output clock 2. Refer to <i>Output Drivers</i> section for more details.
17	OUT2	Out	tput	Output clock 2. Refer to <i>Output Drivers</i> section for more details.
18	V <sub>DDO</sub> 2	Po	wer	Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT2/OUT2B.
19	OUT1B	Out	tput	Complementary output clock 1. Refer to <i>Output Drivers</i> section for more details.
20	OUT1	Out	tput	Output clock 1. Refer to <i>Output Drivers</i> section for more details.
21	V <sub>DDO</sub> 1	Po	wer	Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1/OUT1B.
22	$V_{DDD}$	Po	wer	Digital functions power supply pin. Connect to 1.8 to 3.3V. $V_{DDA}$ and $V_{DDD}$ should have the same voltage applied.
23	V <sub>DDO</sub> 0	Power		Power supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT0.
24	OUTO_SEL _I2CB	Input/ Output		Latched input/LVCMOS output. At power-up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9. If a weak pull-up ( $10k\Omega$ ) is placed on OUT0_SEL_I2CB, pins 8 and 9 are configured as hardware select pins, SEL1 and SEL0. If a weak pull-down ( $10k\Omega$ ) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I <sup>2</sup> C interface. After power-up, the pin acts as an LVCMOS reference output.
EPAD	GND	Gľ	ND	Connect to ground pad.



## 3. Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the device at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 2. Absolute Maximum Ratings

Item	Rating
Supply Voltage, V <sub>DDA</sub> , V <sub>DDD</sub> , V <sub>DDO</sub>	3.6V
Internal Crystal	1.2V
CLKIN, CLKINB Input	VDDO0, 1.2V voltage swing
I <sup>2</sup> C Loading Current (SDA)	10mA
Storage Temperature, TSTG	-65°C to 150°C
Junction Temperature	125 °C
ESD Human Body Model	2000V

### 4. Thermal Characteristics

Table 3. Thermal Characteristics

Symbol	Parameter	Value	Units
hetaJA	Theta JA. Junction to air thermal impedance (0mps)	75.98	°C/W
θЈВ	Theta JB. Junction to board thermal impedance (0mps)	24.3	°C/W
$\theta_{JC}$	Theta JC. Junction to case thermal impedance (0mps)	57.32	°C/W

# 5. Recommended Operating Conditions

Table 4. Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Units
	Power supply voltage for supporting 1.8V outputs.	1.71	1.8	1.89	V
$V_{DDOx}$	Power supply voltage for supporting 2.5V outputs.	2.375	2.5	2.625	V
	Power supply voltage for supporting 3.3V outputs.	3.135	3.3	3.465	V
$V_{DDD}$	Power supply voltage for core logic functions.	1.71		3.465	V
$V_{DDA}$	Analog power supply voltage. Use filtered analog power supply.	1.71		3.465	V
T <sub>PU</sub>	Power ramp time for all VDDs to reach 90% of VDD.	0.05		50	ms
T <sub>A</sub>	Operating temperature, ambient.	-40		85	°C
CL	Maximum load capacitance (3.3V LVCMOS only).			15	pF



## 6. Electrical Characteristics

Table 5. Current Consumption Characteristics

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
IDDCORE[a]	Core Supply Current	100MHz on all outputs.		33	42	mA
	Output Buffer Supply	LVPECL, 350MHz, 3.3V V <sub>DDOx</sub> .		45	58	mA
	Current	LVPECL, 350MHz, 2.5V V <sub>DDOx</sub> .		36	47	mA
		LVDS, 350MHz, 3.3V V <sub>DDOx</sub> .		26	32	mA
		LVDS, 350MHz, 2.5V V <sub>DDOx</sub> .		25	30	mA
		LVDS, 350MHz, 1.8V V <sub>DDOx</sub> .		22	27	mA
		HCSL, 250MHz, 3.3V V <sub>DDOx</sub> [b]		39	48	mA
I <sub>DDOX</sub>		HCSL, 250MHz, 2.5V V <sub>DDOx</sub> <sup>[b]</sup>		37	46	mA
		LVCMOS, 50MHz, 3.3V, V <sub>DDOx</sub> [b],[c]		22	27	mA
		LVCMOS, 50MHz, 2.5V, V <sub>DDOx</sub> [b],[c]		20	24	mA
		LVCMOS, 50MHz, 1.8V, V <sub>DDOx</sub> [b],[c]		17	21	mA
		LVCMOS, 200MHz, 3.3V V <sub>DDOx</sub> [b],[c]		43	56	mA
		LVCMOS, 200MHz, 2.5V V <sub>DDOx</sub> <sup>[b],[c]</sup>		33	43	mA
		LVCMOS, 200MHz, 1.8V V <sub>DDOx</sub> [b],[c]		24	31	mA
Iddpd	Power Down Current	SD asserted, I <sup>2</sup> C programming.		10	12	mA

<sup>[</sup>a]  $I_{DDCORE} = I_{DDA} + I_{DDD}$ , no loads.

<sup>[</sup>b] Measured into a 5"  $50\Omega$  trace with a 2pF load. See Test Loads section for more details.

<sup>[</sup>c] Single CMOS driver active.



Table 6. General AC Timing Characteristics

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
F <sub>IN</sub> [a]	Input Frequency	Input frequency limit (CLKIN,CLKINB)	1		350	MHz
		Single-ended clock output limit (LVCMOS), individual FOD mode.	1		200	
- W		Differential clock output (LVPECL/LVDS/HCSL), individual FOD mode.	1		350	
F <sub>OUT</sub> <sup>[b]</sup>	Output Frequency	Single-ended clock output limit (LVCMOS), cascaded FOD mode, output 2–4.	0.001		200	MHz
		Differential clock output limit (LVPECL/LVDS/HCSL), cascaded FOD mode, output 2–4.	0.001		350	
fvco	VCO Frequency Range		2500		2900	MHz
	Output Duty Cycle	Measured at $V_{DD}/2$ , all outputs except reference output, $V_{DDOX} = 2.5V$ or 3.3V.	45	50	55	%
- 0		Measured at $V_{DD}/2$ , all outputs except reference output, $V_{DDOX} = 1.8V$ .	40	50	60	%
T <sub>DC</sub> [c]		Measured at $V_{DD}/2$ , reference output OUT0 (5MHz–150.1MHz) with 50% duty cycle input.	40	50	60	%
		Measured at V <sub>DD</sub> /2, reference output OUT0 (150.1MHz–200MHz) with 50% duty cycle input.	30	50	70	%
T <sub>SKEW</sub>	Output Skew	Skew between the same frequencies, with outputs using the same driver format and 0 phase delay.		75		ps
Tstartup [d] [e]	Startup Time	Measured after all $V_{DD}s$ have raised above 90% of their target value. $^{\mbox{\scriptsize [f]}}$			30	ms
		PLL lock time from shutdown mode.		3	4	ms
		Initial frequency accuracy at 25°C.		±2		ppm
		Frequency stability across temperature.			±20	ppm
TCRYSTAL	Frequency Stability	Crystal aging first year.		±3		ppm
		Frequency stability over 10 years all inclusive (temperature and aging).			±50	ppm

<sup>[</sup>a] Practical lower frequency is determined by loop filter settings.

<sup>[</sup>b] A slew rate of 2.75V/ns or greater should be selected for output frequencies of 100MHz or higher.

<sup>[</sup>c] Duty cycle is only guaranteed at maximum slew rate settings.

<sup>[</sup>d] Actual PLL lock time depends on the loop configuration.

<sup>[</sup>e] Includes loading the configuration bits from EPROM to PLL registers. It does not include EPROM programming/write time.

<sup>[</sup>f] Power-up with temperature calibration enabled, please contact Renesas if shorter lock-time is required in system.



Table 7. General Input Characteristics

 $V_{DDA}$ ,  $V_{DDD}$ ,  $V_{DDO0} = 3.3V \pm 5\%$ ,  $2.5V \pm 5\%$ ,  $1.8V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless stated otherwise.

Symbol	Parameter	Pins	Minimum	Typical	Maximum	Units
Cin	Input Capacitance	CLKIN,CLKINB,CLKSEL,SD/OE,SEL1/SDA, SEL0/SCL		3	7	pF
R <sub>PD</sub>	Pull-down Resistor	CLKSEL, SD/OE, SEL1/SDA, SEL0/SCL, CLKIN, CLKINB, OUT0_SEL_I2CB	100		300	kΩ
V <sub>IH</sub>	Input High Voltage	CLKSEL, SD/OE	0.7 x V <sub>DDD</sub>		V <sub>DDD</sub> + 0.3	V
VIL	Input Low Voltage	CLKSEL, SD/OE	GND - 0.3		0.3 x V <sub>DDD</sub>	V
VIH	Input High Voltage	OUT0_SEL_I2CB	0.65 x		$V_{DDO0} + 0.3$	V
VIL	Input Low Voltage	OUT0_SEL_I2CB	GND - 0.3		0.4	V
VIH	Input High Voltage	Internal crystal	0.8		1.2	V
VIL	Input Low Voltage	Internal crystal	GND - 0.3		0.4	V
T <sub>R</sub> /T <sub>F</sub>	Input Rise/Fall Time	CLKSEL, SD/OE, SEL1/SDA, SEL0/SCL			300	ns

Table 8. CLKIN Electrical Characteristics

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
Vswing	Input Amplitude – CLKIN, CLKINB	Peak to peak value, single-ended.	200		1200	mV
dv/dt	Input Slew Rate – CLKIN, CLKINB	Measured differentially.	0.4		8	V/ns
I <sub>IL</sub>	Input Leakage Low Current	V <sub>IN</sub> = GND.	-5		5	μA
Іін	Input Leakage High Current	V <sub>IN</sub> = 1.7V.			20	μA
DC <sub>IN</sub>	Input Duty Cycle	Measurement from differential waveform.	45		55	%



Table 9. Electrical Characteristics - CMOS Outputs

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
Voh	Output High Voltage	IOH = -15mA (3.3V), -12mA (2.5V).	0.7 x V <sub>DDO</sub>		$V_{DDO}$	V
V <sub>OH</sub>	Output High Voltage	IOH = -8mA(1.8V)	0.5 x V <sub>DDO</sub>		$V_{DDO}$	V
$V_{OL}$	Output Low Voltage	IOH = 15mA (3.3V), 12mA (2.5V), 8mA (1.8V) .			0.45	V
R <sub>OUT</sub>	Output Driver Impedance	CMOS output driver.		17		Ω
	Slew Rate, SLEW[1:0] = 00		1.0	2.2		
	Slew Rate, SLEW[1:0] = 01	fall time, 20% to 80% of VDDO (output load = 5pF)	1.2	2.3		
	Slew Rate, SLEW[1:0] = 10		1.3	2.4		- V/ns
	Slew Rate, SLEW[1:0] = 11		1.7	2.7		
	Slew Rate, SLEW[1:0] = 00	Single-ended 2.5V LVCMOS output clock rise and fall time, 20% to 80% of VDDO (output load = 5pF) VDDOX = 2.5V.	0.6	1.3		
T <sub>SR</sub>	Slew Rate, SLEW[1:0] = 01		0.7	1.4		
ISR	Slew Rate, SLEW[1:0] = 10		0.6	1.4		
	Slew Rate, SLEW[1:0] = 11		1.0	1.7		
	Slew Rate, SLEW[1:0] = 00		0.3	0.7		
	Slew Rate, SLEW[1:0] = 01	Single-ended 1.8V LVCMOS output clock rise and fall time, 20% to 80% of VDDO (output load = 5pF)	0.4	0.8		
	Slew Rate, SLEW[1:0] = 10	VDD = 1.8V.	0.4	0.9		
	Slew Rate, SLEW[1:0] = 11		0.7	1.2		
	Output Leakage Current (OUT1-4)	Tri-state outputs.			5	μA
lozdd	Output Leakage Current (OUT0)	Tri-state outputs.			30	μΑ



Table 10. Electrical Characteristics - LVDS Outputs

 $V_{DDA}$ ,  $V_{DDD}$ ,  $V_{DDO0} = 3.3V \pm 5\%$ ,  $2.5V \pm 5\%$ ,  $1.8V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless stated otherwise.

Symbol	Parameter	Minimum	Typical	Maximum	Units
V <sub>OT</sub> (+)	Differential Output Voltage for the TRUE Binary State	247		454	mV
V <sub>OT</sub> (-)	Differential Output Voltage for the FALSE Binary State	-454		-247	mV
$\Delta V_{OT}$	Change in V <sub>OT</sub> between Complimentary Output States			50	mV
V <sub>os</sub>	Output Common Mode Voltage (Offset Voltage) at 3.3V±5%, 2.5V±5%	1.125	1.25	1.375	V
VOS	Output Common Mode Voltage (Offset Voltage) at 1.8V±5%	0.8	0.875	0.96	V
$\Delta V_{OS}$	Change in V <sub>OS</sub> between Complimentary Output States			50	mV
I <sub>OS</sub>	Outputs Short Circuit Current, $V_{OUT}$ + or $V_{OUT}$ - = 0V or $V_{DDO}$		9	24	mA
I <sub>OSD</sub>	Differential Outputs Short Circuit Current, V <sub>OUT</sub> + = V <sub>OUT</sub> -		6	12	mA
$T_R$	LVDS Rise Time 20%-80%		300		ps
$T_F$	LVDS Fall Time 80%-20%		300		ps

Table 11. Electrical Characteristics - LVPECL Outputs

V<sub>DDA</sub>, V<sub>DDD</sub>, V<sub>DDO0</sub> =  $3.3V \pm 5\%$ ,  $2.5V \pm 5\%$ , T<sub>A</sub> =  $-40^{\circ}$ C to  $+85^{\circ}$ C, unless stated otherwise.

Symbol	Parameter	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output Voltage High, terminated through $50\Omega$ tied to $V_{DD}$ - $2V$	V <sub>DDO</sub> - 1.19		V <sub>DDO</sub> - 0.69	V
$V_{OL}$	Output Voltage Low, terminated through $50\Omega$ tied to $V_{DD}$ - $2V$	V <sub>DDO</sub> - 1.94		V <sub>DDO</sub> - 1.4	V
$V_{\text{SWING}}$	Peak-to-Peak Differential Output Voltage Swing	1.1		2	V
$T_R$	LVPECL Rise Time 20%-80%		400		ps
T <sub>F</sub>	LVPECL Fall Time 80%-20%		400		ps



Table 12. Electrical Characteristics - HCSL Outputs[a]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
dV/dt	Slew Rate	Scope averaging on. [b] [c]	1		4	V/ns
∆dV/dt	Slew Rate Matching	Scope averaging on. [b] [c]			20	%
$V_{MAX}$	Maximum Voltage	Measurement on single-ended signal using			1150	mV
V <sub>MIN</sub>	Minimum Voltage	absolute value (scope averaging off).	-300			mV
V <sub>SWING</sub>	Voltage Swing	Scope averaging off. [b] [f]	300			mV
V <sub>CROSS</sub>	Crossing Voltage Value	Scope averaging off. [d] [f]	250		550	mV
$\Delta V_{CROSS}$	Crossing Voltage Variation	Scope averaging off. [e]			140	mV

- [a] Guaranteed by design and characterization. Not 100% tested in production.
- [b] Measured from differential waveform.
- [c] Slew rate is measured through the VSWING voltage range centered around differential 0V. This results in a ±150mV window around differential 0V.
- [d] V<sub>CROSS</sub> is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e., Clock rising and Clock# falling).
- [e] The total variation of all  $V_{CROSS}$  measurements in any particular system. Note that this is a subset of  $V_{CROSS}$  min/max ( $V_{CROSS}$  absolute) allowed. The intent is to limit  $V_{CROSS}$  induced modulation by setting  $\Delta$   $V_{CROSS}$  to be smaller than  $V_{CROSS}$  absolute.
- [f] Measured from single-ended waveform.

Table 13. Spread-Spectrum Generation Specifications

Symbol	Parameter	Conditions	Minimum Typical Maximur		Maximum	Units
fssout	Spread Frequency	Output frequency range for spread spectrum	5 300		300	MHz
f <sub>MOD</sub>	Mod Frequency	Modulation frequency.	30 to 63			kHz
f	Spread Value	Amount of spread value (programmable)-center spread.	±0.1% to ±2.5%		5%	%f <sub>OUT</sub>
TSPREAD	Spread value	Amount of spread value (programmable)-down spread.	-0.2% to -5%		%	701OUT



Table 14. I2C Bus (SCL/SDA) DC Characteristics

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Level	For SEL1/SDA pin and SEL0/SCL pin.	0.7 x V <sub>DDD</sub>			V
V <sub>IL</sub>	Input Low Level	For SEL1/SDA pin and SEL0/SCL pin.			0.3 x V <sub>DDD</sub>	V
$V_{HYS}$	Hysteresis of Inputs		0.05 x V <sub>DDD</sub>			V
I <sub>IN</sub>	Input Leakage Current		-1		36	μΑ
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 3mA$ .			0.45	V

Table 15. I2C Bus (SCL/SDA) AC Characteristics

Symbol	Parameter	Minimum	Typical	Maximum	Units
F <sub>SCLK</sub>	Serial Clock Frequency (SCL)	10		400	kHz
t <sub>BUF</sub>	Bus Free Time between Stop and Start	1.3			μs
t <sub>SU:START</sub>	Setup Time, Start	0.6			μs
t <sub>HD:START</sub>	Hold Time, Start	0.6			μs
t <sub>SU:DATA</sub>	Setup Time, Data Input (SDA)	0.1			μs
t <sub>HD:DATA</sub>	Hold Time, Data Input (SDA) <sup>1</sup>	0			μs
t <sub>OVD</sub>	Output Data Valid from Clock			0.9	μs
C <sub>B</sub>	Capacitive Load for Each Bus Line			400	pF
t <sub>R</sub>	Rise Time, Data and Clock (SDA, SCL)	20 + 0.1 x C <sub>B</sub>		300	ns
t <sub>F</sub>	Fall Time, Data and Clock (SDA, SCL)	20 + 0.1 x C <sub>B</sub>		300	ns
t <sub>HIGH</sub>	High Time, Clock (SCL)	0.6			μs
t <sub>LOW</sub>	Low Time, Clock (SCL)	1.3			μs
t <sub>SU:STOP</sub>	Setup Time, Stop	0.6			μs

<sup>[</sup>a] A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V<sub>IH(MIN)</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.

<sup>[</sup>b] I<sup>2</sup>C inputs are 3.3V tolerant.



## 7. Test Loads

Figure 2. LVCMOS Test Load




Figure 3. HCSL Test Load




Figure 4. LVDS Test Load






Figure 5. LVPECL Test Load





### 8. Jitter Performance Characteristics

Figure 6. Typical Phase Jitter Plot at 156.25MHz



Note: Measured with OUT2=156.25MHz on, 39.625MHz input.

Table 16. Jitter Performance[a] [b]

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
J <sub>CY-CY</sub>	Cycle to Cycle Jitter	LVCMOS 3.3V ±5%,-40°C-90°C.		5	30	ps
		All differential outputs 3.3V ±5%,-40°C–90°C.		25	35	ps
J <sub>pk-pk</sub>	Period Jitter	LVCMOS 3.3V ±5%,-40°C-90°C.		28	40	ps
		All differential outputs 3.3V ±5%,-40°C–90°C.		4	30	ps
J <sub>RMS</sub>	RMS Phase Jitter	LVCMOS 3.3V ±5%,-40°C-90°C.		0.3		ps
	(12kHz-20MHz)	All differential outputs 3.3V ±5%,-40°C–90°C.		0.5		ps

<sup>[</sup>a] Measured with 25MHz crystal input.

<sup>[</sup>b] Configured with OUT0 = 25MHz–LVCMOS; OUT1 = 100MHz–HCSL; OUT2 = 125MHz–LVDS; OUT3 = 156.25MHz–LVPECL.



## PCI Express Jitter Performance and Specification

Table 17. PCI Express Jitter Performance (Spread Spectrum = OFF)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limit	Units	Notes
	tjphPCleG1-CC	PCle Gen1 (2.5 GT/s) SSC = OFF		4		86	ps (p-p)	1, 2
	t	PCIe Gen2 Lo Band (5.0 GT/s) SSC = OFF		0.05		3	ps (RMS)	1, 2
PCle Phase Jitter (Common Clocked	tjphPCleG2-CC	PCle Gen2 Hi Band (5.0 GT/s) SSC = OFF		0.22		3.1	ps (RMS)	1, 2
Architectures)	t <sub>jphPCleG3-CC</sub>	PCIe Gen3 (8.0 GT/s) SSC = OFF		0.12		1	ps (RMS)	1, 2
	tjphPCIeG4-CC	PCIe Gen4 (16.0 GT/s) SSC = OFF		0.12		0.5	ps (RMS)	1, 2, 3, 4
	t <sub>jphPCleG5-CC</sub>	PCIe Gen5 (32.0 GT/s) SSC = OFF		0.05		0.15	ps (RMS)	1, 2, 3, 5
	tjphPCleG1-SRNS	PCle Gen1 (2.5 GT/s) SSC = OFF		0.3		n/a	ps (p-p)	1, 2, 6
	tjphPCleG2-SRNS	PCIe Gen2 (5.0 GT/s) SSC = OFF		0.26		n/a	ps (RMS)	1, 2, 6
PCIe Phase Jitter (SRNS Architectures)	tjphPCleG3-SRNS	PCle Gen3 (8.0 GT/s) SSC = OFF		0.07		n/a	ps (RMS)	1, 2, 6
	tjphPCleG4-SRNS	PCIe Gen4 (16.0 GT/s) SSC = OFF		0.07		n/a	ps (RMS)	1, 2, 6
	tjphPCIeG5-SRNS	PCIe Gen5 (32.0 GT/s) SSC = OFF		0.07		n/a	ps (RMS)	1, 2, 6

¹ The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the Test Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table.

- 3 SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2MHz taking care to minimize removal of any non-SSC content.
- <sup>4</sup> Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.
- Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.
- While the PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, it does not provide specification limits, hence the n/a in the Limit column. SRIS values are informative only. In general, a clock operating in an SRIS system must be twice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by Ö2.

<sup>&</sup>lt;sup>2</sup> Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5GT/s data rate, the RMS jitter is converted to peak to peak jitter using a multiplication factor of 8.83. In the case where real-time oscilloscope and PNA measurements have both been done and produce different results the RTO result must be used.

Table 18. PCI Express Jitter Performance (Spread Spectrum = ON)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limit	Units	Notes
	tjphPCleG1-CC	PCle Gen1 (2.5 GT/s) SSC = <u>&lt;</u> -0.5%		16		86	ps (p-p)	1, 2
	t	PCIe Gen2 Lo Band (5.0 GT/s) SSC = $\leq$ -0.5%		0.02		3	ps (RMS)	1, 2
PCIe Phase Jitter (Common Clocked	tjphPCIeG2-CC	PCIe Gen2 Hi Band (5.0 GT/s) SSC = $\leq$ -0.5%		0.92		3.1	ps (RMS)	1, 2
Architectures)	t <sub>jphPCleG3-CC</sub>	PCIe Gen3 (8.0 GT/s) SSC = $\leq$ -0.5%		0.37		1	ps (RMS)	1, 2
	tjphPCleG4-CC	PCIe Gen4 (16.0 GT/s) SSC = <u>&lt;</u> -0.5%		0.37		0.5	ps (RMS)	1, 2, 3, 4
	tjphPCleG5-CC	PCIe Gen5 (32.0 GT/s) SSC = <u>&lt;</u> -0.5%		N/A		0.15	ps (RMS)	1, 2, 3, 5
	t <sub>jphPCleG1-SRIS</sub>	PCIe Gen1 (2.5 GT/s) SSC = <u>&lt;</u> -0.3%		14		n/a	ps (p-p)	1, 2, 6
	tjphPCleG2-SRIS	PCIe Gen2 (5.0 GT/s) SSC = < -0.3%		1.4		n/a	ps (RMS)	1, 2, 6
PCIe Phase Jitter (SRIS Architectures)	tjphPCleG3-SRIS	PCIe Gen3 (8.0 GT/s) SSC = $\leq$ -0.3%		0.42		n/a	ps (RMS)	1, 2, 6
	tjphPCleG4-SRIS	PCIe Gen4 (16.0 GT/s) SSC = ≤ -0.3%		0.36		n/a	ps (RMS)	1, 2, 6
	tjphPCleG5-SRIS	PCIe Gen5 (32.0 GT/s) SSC = < -0.3%		N/A		n/a	ps (RMS)	1, 2, 6

<sup>&</sup>lt;sup>1</sup> The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the Test Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table.

- 3 SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2MHz taking care to minimize removal of any non-SSC content.
- <sup>4</sup> Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.
- <sup>5</sup> Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.
- <sup>6</sup> While the PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, it does not provide specification limits, hence the n/a in the Limit column. SRIS values are informative only. In general, a clock operating in an SRIS system must be twice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by Ö2.

<sup>&</sup>lt;sup>2</sup> Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5GT/s data rate, the RMS jitter is converted to peak to peak jitter using a multiplication factor of 8.83. In the case where real-time oscilloscope and PNA measurements have both been done and produce different results the RTO result must be used.

### 10. Features and Functional Blocks

### 10.1 Device Startup and Power-on-Reset

The 5P49V6975 has an internal power-up reset (POR) circuit. All VDDs must be connected to the desired supply voltage to trigger a POR.

The user can define specific default configurations through internal One-Time-Programmable (OTP) memory -- either the user or factory can program the default configuration. Contact Renesas if a specific factory-programmed default configuration is required, or refer to the *VersaClock 6E Programming Guide*.

The device will identity which of the two modes to operate in by the state of the OUT0\_SEL\_I2CB pin at POR. Both modes' default configurations can be programmed as follows:

- 1. **Software Mode (I<sup>2</sup>C):** OUT0\_SEL\_I2CB is low at POR.
  - The I<sup>2</sup>C interface will be open to users for in-system programming, overriding device default configurations at any time.
- 2. Hardware Select Mode: OUTO\_SEL\_I2CB is high at POR.

The device has been programmed to load OTP at power-up (REG0[7] = 1). The device will load internal registers according to *Table 19. Power-Up Behavior*.

Internal OTP memory can support up to four configurations, which selectable by the SEL0/SEL1 pins.

At POR, logic levels at SEL0 and SEL1 pins must be settled, which results in the selected configuration to be loaded at power up.

After the first 10ms of operation, the levels of the SELx pins can be changed, either to low or to the same level as VDDD/VDDA. The SELx pins must be driven with a digital signal of < 300ns rise/fall time and only a single pin can be changed at a time. After a pin level change, the device must not be interrupted for at least 1ms so that the new values have time to load and take effect.

Table 19. Power-Up Behavior

OUT0_SEL_I2CB at POR	SEL1	SEL0	I <sup>2</sup> C Access	REG0:7	Config
1	0	0	No	0	0
1	0	1	No	0	1
1	1	0	No	0	2
1	1	1	No	0	3
0	Х	Х	Yes	1	I <sup>2</sup> C defaults
0	Х	Х	Yes	0	0




#### 10.2 Reference Clock and Selection

The 5P49V6975 supports up to two clock inputs:

- Internal crystal input: This can be driven by a single ended clock.
- Clock input (CLKIN, CLKINB): This is a fully differential input that only accepts a reference clock. A single-ended clock can also drive it on CLKIN.

Figure 7. Clock Input Diagram Internal Logic



#### 10.3 Manual Switchover

The CLKSEL pin selects the input clock between either the internal crystal or (CLKIN, CLKINB). CLKSEL polarity can be changed by I<sup>2</sup>C programming (Byte 0x13[1]) as shown in the following table.

- 0 = Internal crystal (default)
- 1 = CLKIN, CLKINB

Table 20. Input Clock Select

PRIMSRC	CLKSEL	Source
0	0	Internal crystal
0	1	CLKIN, CLKINB
1	0	CLKIN, CLKINB
1	1	Internal crystal

When SM[1:0] is "0x", the redundant inputs are in manual switchover mode. In this mode, CLKSEL pin is used to switch between the primary and secondary clock sources. The PRIMSRC bit determines the primary and secondary clock source setting. During the switchover, no glitches will occur at the output of the device, although there may be frequency and phase drift depending on the exact phase and frequency relationship between the primary and secondary clocks.

### 10.4 Programmable Loop Filter

The device PLL loop bandwidth operating range depends on the input reference frequency (Fref).

Table 21. Loop Filter Settings

Input Reference Frequency (MHz)	Loop Bandwidth Minimum (kHz)	Loop Bandwidth Maximum (kHz)
1	40	126
350	300	1000

### 10.5 Fractional Output Dividers (FOD)

The 5P49V6975 has four fractional output dividers (FOD). Each FOD is comprised of a 12-bit integer counter and a 24-bit fractional counter. The output divider can operate in integer divide only mode for improved performance, or use the fractional counters to generate a clock frequency accurate to 50ppb.

FODs support the following features.

#### 10.5.1 Individual Spread Spectrum Modulation

The output clock frequencies can be modulated to spread energy across a broader range of frequencies, thereby lowering system EMI. Each divider has individual spread ability. Spread modulation independent of output frequency, a triangle wave modulation between 30 and 63kHz.

Spread spectrum can be applied to any output clock, clock frequency, or spread amount from  $\pm 0.25\%$  to  $\pm 2.5\%$  center-spread and -0.5% to -5% down-spread.

#### 10.5.2 Bypass Mode

Bypass mode (divide by 1) allows the output to behave as a buffered copy from the input or another FOD.

#### 10.5.3 Cascaded Mode

As shown in the block diagram on page 1, FODs can be cascaded for lower output frequency.

For example, if OUT1 is configured to run at 12.288MHz and needs another 48kHz output, the user can cascade FOD2 by taking input from OUT1, with a divide ratio of 256. As a result, OUT 2 runs at 48kHz while in alignment with 12.288MHz on OUT1.

#### 10.5.4 Dividers Alignment

Each output divider block has a synchronizing pulse to provide startup alignment between outputs dividers. This allows alignment of outputs for low skew performance.

When the 5P49V6975 is in hardware select mode, outputs are automatically aligned at POR. The same synchronization reset is also triggered when switching between configurations with the SEL0/1 pins. This ensures that the outputs remain aligned in every configuration.

When the 5P49V6975 is using software mode, I<sup>2</sup>C is used to reprogram an output divider during operation, and therefore, alignment can be lost. Alignment can be restored by manually triggering a reset through I<sup>2</sup>C.

The outputs are aligned on the falling edges of each output by default. Rising edge alignment can also be achieved by using the programmable skew feature to delay the faster clock by 180 degrees. The programmable skew feature also allows for fine tuning of the alignment.



#### 10.5.5 Programmable Skew

The 5P49V6975 can skew outputs by quadrature values. The skew on each output can be adjusted from 0 to 360 degrees. Skew is adjusted in units equal to 1/32 of the VCO period. As a result, for 100MHz output and a 2800MHz VCO, the user can select how many 11.161ps units to be added to the skew (resulting in units of 0.402 degrees). For example, 0, 0.402, 0.804, 1.206, 1.408, and so on. The granularity of the skew adjustment is always dependent on the VCO period and the output period.

### 10.6 Output Drivers

Device output drivers can individually support the following features:

- 2.5V or 3.3V voltage level for HCSL/LVPECL operation
- 1.8V, 2.5V, or 3.3V voltage levels for CMOS/LVDS operation
- CMOS supports four operating modes:
  - CMOSD: OUTx and OUTxB 180 degrees out of phase
  - · CMOSX2: OUTx and OUTxB phase-aligned
  - CMOS1: only OUTx pin is on
  - · CMOS2: only OUTxB pin is on

When a given output is configured to CMOSD or CMOSX2, then all previously described configuration and control apply equally to both pins.

Independent output enable/disabled by register bits. When disabled, an output can be either in a logic 1 state or Hi-Z.

The following options are used to disable outputs:

- Output turned off by I<sup>2</sup>C
- Output turned off by SD/OE pin
- Output unused, which means it is turned off regardless of OE pin status

#### 10.7 SD/OE Pin Function

The SD/OE pin can be programmed as follows:

- OE output enable (low active)
- OE output enable (high active)
- Global shutdown (low active)
- Global shutdown (high active)

Output behavior when disabled is also programmable. The user can select the output driver behavior when it is off as follows:

- OUTx pin high, OUTxB pin low (controlled by SD/OE pin)
- OUTx/OUTxB Hi-Z (controlled by SD/OE pin)
- OUTx pin high, OUTxB pin low (configured through I<sup>2</sup>C)
- OUTx/OUTxB Hi-Z (configured by I<sup>2</sup>C)

The user can disable the output with either I<sup>2</sup>C or SD/OE pin. For more information, see the VersaClock 6E Programming Guide.



### 10.8 I<sup>2</sup>C Operation

The 5P49V6975 acts as a slave device on the I<sup>2</sup>C bus using one of the two I<sup>2</sup>C addresses (0xD0 or 0xD4) to allow multiple devices to be used in the system. The interface accepts byte-oriented block write and block read operations.


Address bytes (2 bytes) specify the register address of the byte position of the first register to write or read.

Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first).

Read and write block transfers can be stopped after any complete byte transfer. During a write operation, data will not be moved into the registers until the STOP bit is received, at which point, all data received in the block write will be written simultaneously.

For full electrical I<sup>2</sup>C compliance, use external pull-up resistors for SDATA and SCLK.


Figure 8. I2C R/W Sequence





## 11. Typical Application Circuit

Figure 9. Typical Application Circuit



### 11.1 Input - Driving the CLKIN

#### 11.1.1 Wiring the CLKIN Pin to Accept Single-Ended Inputs

CLKIN cannot take a signal larger than 1.2V pk-pk due to the 1.2V regulated input inside. However, since it is internally AC coupled it can accept both LVDS and LVPECL input signals.

Occasionally it may be desired to have CLKIN to take CMOS levels. The following example shows how this can be achieved. This configuration has three properties:

- 1. Total output impedance of Ro and Rs matches the  $50\Omega$  transmission line impedance
- 2. Vrx voltage is generated at the CLKIN, which maintains the LVCMOS driver voltage level across the transmission line for best S/N
- 3. R1–R2 voltage divider values ensure that Vrx p-p at CLKIN is less than the maximum value of 1.2V

Figure 10. Recommended Schematic for Driving CLKIN with LVCMOS Driver




Table 22 shows resistor values that ensure the maximum drive level for the CLKIN port is not exceeded for all combinations of 5% tolerance on the driver  $V_{DD}$ ,  $V_{DDO0}$  and 5% resistor tolerances. The values of the resistors can be adjusted to reduce the loading for slower and weaker LVCMOS driver by increasing the impedance of the R1–R2 divider. To better assist this assessment, the total load (Ro+Rs+R1+R2) on the driver is included in the table.

Table 22. Nominal Voltage Divider Values for Overdriving CLKIN with Single-Ended Driver


LVCMOS Diver V <sub>DD</sub>	Ro + Rs	R1	R2	Vrx (peak)	Ro+Rs+R1+R2
3.3	50.0	130	75	0.97	255
2.5	50.0	100	100	1.00	250
1.8	50.0	62	130	0.97	242



### 11.1.2 Driving CLKIN with Differential Clock

CLKIN/CLKINB will accept DC coupled HCSL/LVPECL/LVDS signals.

Figure 11. CLKIN, CLKINB Input Driven by an HCSL Driver




### 11.2 Output - Single-ended or Differential Clock Terminations


#### 11.2.1 LVDS Termination

For a general LVDS interface, the recommended value for the termination impedance (ZT) is between  $90\Omega$  and  $132\Omega$ . The actual value should be selected to match the differential impedance (Zo) of your transmission line. A typical point-to-point LVDS design uses a  $100\Omega$  parallel resistor at the receiver and a  $100\Omega$ . Differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. The standard termination schematic as shown in figure *Standard Termination* or the termination of figure *Optional Termination* can be used, which uses a center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the Renesas LVDS output.

For example, the LVDS outputs can be AC coupled by placing capacitors between the LVDS outputs and the  $100\Omega$  shunt load. This is a common practice with a receiver with internal self-bias circuitry. If using a non-standard termination, it is recommended to contact Renesas and confirm that the termination will function as intended.

Figure 12. Standard and Optional Terminations







#### 11.2.2 LVPECL Termination

The clock layout topology shown below are typical terminations for LVPECL outputs. The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. For VDDO = 2.5V, the VDDO – 2V is very close to ground level. The R3 in 2.5V LVPECL Output Termination can be eliminated and the termination is shown in 2.5V LVPECL Output Termination (2).

Figure 13. 3.3V LVPECL Output Termination




Figure 14. 3.3V LVPECL Output Termination (2)




Figure 15. 2.5V LVPECL Output Termination




Figure 16. 2.5V LVPECL Output Termination (2)





Figure 17. 2.5V LVPECL Output Termination (3)





#### 11.2.3 HCSL Termination

HCSL termination scheme applies to both 3.3V and 2.5V VDDO.

Figure 18. HCSL Receiver Terminated


Figure 19. HCSL Source Terminated

#### 11.2.4 LVCMOS Termination

Each output pair can be configured as a standalone CMOS or dual-CMOS output driver. An example of CMOSD driver termination is shown in the following figure:

- CMOS1 Single CMOS active on OUTx pin
- CMOS2 Single CMOS active on OUTxB pin
- CMOSD Dual CMOS outputs active on both OUTx and OUTxB pins, 180 degrees out of phase
- CMOSX2 Dual CMOS outputs active on both OUTx and OUTxB pins, in-phase.

Figure 20. LVCMOS Termination



## 12. Package Outline Drawings

The <u>package outline drawings</u> are located at the end of this document. The package information is the most current data available and is subject to change without revision of this document.



## 13. Marking Diagram

6975A ddd YWW\*\*\$

- 1. Line 1 is the truncated part number.
- 2. "ddd" denotes the dash code.
- 3. "YWW" is the last digit of the year and week that the part was assembled.
- 4. "\*\*" denotes the sequential lot number.
- 5. "\$" denotes the mark code.

## 14. Ordering Information

Orderable Part Number	Package	Carrier Type	Temperature
5P49V6975AdddLTGI	4 × 4 mm 24-LGA	Tray	-40° to +85°C
5P49V6975AdddLTGI8	4 × 4 mm 24-LGA	Tape and Reel	-40° to +85°C
5P49V6975A000LTGI	4 × 4 mm 24-LGA	Tray	-40° to +85°C
5P49V6975A000LTGI8	4 × 4 mm 24-LGA	Tape and Reel	-40° to +85°C

<sup>1. &</sup>quot;ddd" denotes factory programmed configurations based on required settings. Please contact factory for factory programming.

<sup>2. &</sup>quot;000" denotes un-programmed parts for user customization.




# 15. Revision History


Revision Date	Description of Change		
February 11, 2021	Corrected typo for TR and TF units from ns to ps (Table 11).		
October 4, 2019	<ul> <li>Updated Absolute Maximum Ratings table.</li> <li>Updated PCI Express Jitter Performance tables (Table 17 and Table 18).</li> <li>Updated Electrical Characteristics tables (Table 9, Table 11, and Table 14).</li> </ul>		
June 20, 2019	<ul> <li>PCIe specification updated.</li> <li>Added recommended power ramp time.</li> <li>Expanded spread spectrum value range.</li> <li>I2C tolerant voltage footnote changed to 3.3V.</li> <li>LVDS Termination section allows AC-coupling for LVDS signals.</li> </ul>		
April 27, 2018	Updated Supply Voltage, Current Consumption and AC Timing Characteristics electrical tables.		
March 15, 2018	Updated Current Consumption, AC Timing, LVDS, and CMOS electrical tables.		
February 15, 2018	Updated package outline drawings.		
January 31, 2018	Updated ordering information package code designator from NLG to LTG.		
January 10, 2018	Initial release.		



## 24-LGA Package Outline Drawing

4.0 x 4.0 x 1.40 mm Body, 0.5mm Pitch LTG24T2, PSC-4481-02, Rev 00, Page 1






#### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.



## 24-LGA Package Outline Drawing

4.0 x 4.0 x 1.40 mm Body, 0.5mm Pitch LTG24T2, PSC-4481-02, Rev 00, Page 2



RECOMMENDED LAND PATTERN DIMENSION

#### NOTES:

- 1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES. 2. TOP DOWN VIEW. AS VIEWED ON PCB.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

Package Revision History				
Date Created	Rev No.	Description		
Sept 15, 2017	Rev 00	Initial Release		

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/