

# **Description**

The 5L35021 is a member of the VersaClock 3S programmable clock generator family with 1.8V operation voltage, and is designed for industrial, consumer, and PCI Express applications. The device features a 3 PLL architecture design; each PLL is individually programmable and allowing up to 6 unique frequency outputs.

The 5L35021 has built-in features such as Proactive Power Saving (PPS), Performance-Power Balancing (PPB), Overshoot Reduction Technology (ORT) and extreme low power DCO. An internal OTP memory allows the user to store the configuration in the device without programming after power up, then program the 5L35021 again through the I<sup>2</sup>C interface.

The device has programmable VCO and PLL source selection, allowing power-performance optimization based on the application requirements.

## **Typical Applications**

- Embedded computing devices
- Consumer application crystal replacements
- SmartDevice, Handheld, and Consumer applications

# **Key Specifications**

- PCle Gen1/2/3 compliant
- Typical 1.5ps rms jitter integer range: 12kHz-20MHz
- Typical ultra-power-down current 50µA
- < 2µA RTC clock in Suspend Mode operation


#### **Features**

- Configurable OE pin function as OE, PD#, PPS or DFC control function
- Configurable PLL bandwidth; minimizes jitter peaking
- PPS: Proactive Power Saving features save power during the end device power down mode
- PPB: Performance Power Balancing feature allows minimum power consumption based on required performance
- DFC: Dynamic Frequency Control feature allows user to dynamically switch between and up to 4 different frequencies smoothly
- Spread spectrum clock to lower system EMI
- I<sup>2</sup>C interface
- Suspend Mode, featuring RTC clock only when system goes into low-power operation modes

### **Output Features**

- 2 DIFF outputs with configurable LPHSCL, LVCMOS output pairs: 1MHz-250MHz (125MHz with LVCMOS mode)
- 1 LVCMOS output: 1MHz-125MHz
- LVPECL, LVDS, CML and SSTL logic can be easily supported with the LP-HCSL outputs. See application note AN-891 for alternate terminations
- Maximum of 5 LVCMOS outputs as REF + 3 × SE + 2 × DIFF T/C as LVCMOS
- Low-power 32.768kHz clock supported for SE1 output


# **Block Diagram**





# **Pin Assignments**

Figure 1. Pin Assignments for 3 x 3 mm 20-VFQFPN Package - Top View



3 x 3 mm 20-QFN

# **Pin Descriptions**

**Table 1. Pin Descriptions** 


Number	Name	Туре	Description
1	$V_{DDA}$	Power	V <sub>DD</sub> 1.8V
2	SDA_DFC0	I/O	I <sup>2</sup> C data pin. The pin can be DFC0 function by pin 3 SEL_DFC power-on latch status.
3	SEL_DFC/ SCL_DFC1	Input	I <sup>2</sup> C CLK pin.  SEL_DFC is a latch input pin during the power-up.  High on power-on: I <sup>2</sup> C mode as SCLK function.  Low on power-on: pin 3 SCL and pin 2 SDA as DFC function control pins.
4	CLKIN/X2	I/O	Crystal oscillator interface output or differential clock input pin (CLKIN).
5	CLKINB/X1	Input	Crystal oscillator interface input or differential clock input pin (CLKINB).
6	V <sub>BAT</sub>	Power	Power supply pin for 32.768kHz DCO; usually connect to coin cell battery, 1.8V.
7	V <sub>SS</sub>	Power	Connect to ground.
8	V <sub>DD18</sub>	Power	V <sub>DD</sub> 1.8V.
9	V <sub>SSSE1</sub>	Power	Connect to ground.
10	V <sub>DDSE1</sub>	Power	Output power supply. Connect to 1.8V. Sets output voltage levels for SE1.
11	SE1	Output	Output clock SE1.
12	OE1	Input	OE1's function selected from OTP pre-programmed register bits. OE1 pull to 6.5V when burn OTP registers. Refer to <i>OE Pin Functions</i> table for details.
13	V <sub>DDDIFF1</sub>	Power	Output power supply. Connect to 1.8V. Sets output voltage levels for DIFF1.



Table 1. Pin Descriptions (Cont.)

Number	Name	Туре	Description
14	DIFF1B	Output	Differential clock output 1_Complement; can be OTP pre-programmed to LVCMOS/LPHCSL output type.
15	DIFF1	Output	Differential clock output 1_True; can be OTP pre-programmed to LVCMOS/LPHCSL output type.
16	V <sub>SSDIFF1</sub>	Power	Connect to ground.
17	V <sub>DDDIFF2</sub>	Power	Output power supply. Connect to 1.8V. Sets output voltage levels for DIFF2.
18	DIFF2B	Output	Differential clock output 2_Complement; can be OTP pre-programmed to LVCMOS/LPHCSL output type.
19	DIFF2	Output	Differential clock output 2_True; can be OTP pre-programmed to LVCMOS/LPHCSL output type.
20	V <sub>SSDIFF2</sub>	Power	Connect to ground.
	EPAD	Power	Connect to ground pad.

# **Detailed Block Diagram**





### **Power Group**

Table 2. Power Group

Power Supply	SE	DIFF	DIV	MUX	PLL	DCO	REF	Xtal
V <sub>DDSE1</sub>	SE1 <sup>1</sup>							
V <sub>DDDIFF1</sub>		DIFF1	DIV3/4	MUXPLL2	PLL2			
V <sub>DDDIFF2</sub>		DIFF2	DIV1	MUXPLL1				
V <sub>DD18</sub>			DIV5		PLL3	DCO	REF	Xtal
$V_{BAT}$						DCO		Xtal
$V_{DDA}$			DIV2		PLL1			

 $<sup>^{1}</sup>$  V<sub>DDSE1</sub> for non-32kHz outputs should be OFF when V<sub>DDA</sub>/V<sub>DD18</sub> turns OFF; V<sub>BAT</sub> mode only supports 32.768kHz outputs from SE1.

# **Absolute Maximum Ratings**

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 5L35021 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Table 3. Absolute Maximum Ratings** 

Item	Rating
Supply Voltage, V <sub>DDA</sub> , V <sub>DD18</sub> , V <sub>DDSE</sub> , V <sub>DDDIFF</sub>	V <sub>DD</sub> + 5%
Supply Voltage, V <sub>BAT</sub>	V <sub>DD</sub> + 5%
Inputs	
XIN/CLKIN	0V to 1.8V voltage swing for both LVCMOS or DIFF CLK
Other Inputs	-0.5V to V <sub>DD18</sub> or V <sub>DDSE</sub> x
Outputs, V <sub>DDSE</sub> x (LVCMOS)	-0.5V to V <sub>DDSE</sub> x or V <sub>DDDIFF</sub> + 0.5V
Outputs, IO (SDA)	10mA
Package Thermal Impedance, $\Theta_{JA}$	42°C/W (0mps)
Package Thermal Impedance, $\Theta_{JC}$	41.8°C/W (0mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C
ESD Human Body Model	2000V
Junction Temperature	125°C



# **Recommended Operating Conditions**

**Table 4. Recommended Operating Conditions** 

Symbol	Parameter	Minimum	Typical	Maximum	Units
V <sub>DDSE</sub> x	Power supply voltage for supporting 1.8V outputs.	1.71	1.8	1.89	V
V <sub>DD18</sub>	Power supply voltage for core logic functions.	1.71	1.8	1.89	V
V <sub>DDA</sub>	Analog power supply voltage. Use filtered analog power supply if available.	1.71	1.8	1.89	V
V <sub>BAT</sub>	Battery power supply voltage.	1.71	1.8	1.89	V
T <sub>A</sub>	Operating temperature, ambient.	-40		85	°C
C <sub>LOAD_OUT</sub>	Maximum load capacitance (LVCMOS only).		5		pF
Е	External reference crystal.	8		40	MHz
F <sub>IN</sub>	External reference clock CLKIN, CLKINB.	1		125	IVITZ
t <sub>PU</sub>	Power up time for all $V_{\text{DD}}$ s to reach minimum specified voltage (power ramps must be monotonic).	0.05		3	ms

# **Crystal Characteristics**

**Table 5. Crystal Characteristics** 

Parameter	Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation	_		Fundame	ntal	
Frequency	_	8		40	MHz
Frequency when 32.768kHz DCO is used	_	8	25	39	MHz
Equivalent Series Resistance (ESR)	_		10	100	Ω
Shunt Capacitance	_		2	7	pF
Load Capacitance (C <sub>L</sub> )	_	6	8	10	pF
Maximum Crystal Drive Level	_		30	100	μW



### **Electrical Characteristics**

Supply voltage: all V<sub>DD</sub> ±5%, unless otherwise stated

Table 6. Electrical Characteristics - Current Consumption 1,2

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
I <sub>DDCORE</sub>	Core Supply Current	$V_{DD} = V_{DDSE} = V_{DD18} = 1.8V$ ; XTAL = 25MHz, PLL2/3 off, no output, PLLs disabled.		3.4	4.8	mA
I <sub>DD_PLL1</sub> 3	PLL1 Supply Current	$V_{DD} = V_{DDSE} = V_{DD18} = 1.8V$ ; XTAL = 25MHz, PLL2/3 off, no output, PLL1 = 600MHz.		12.1	15.3	mA
I <sub>DD_PLL2</sub> <sup>3</sup>	PLL2 Supply Current	$V_{DD} = V_{DDSE} = V_{DD18} = 1.8V$ ; XTAL = 25MHz, PLL1/3 off, no output, PLL2 = 60MHz.		0.5	0.8	mA
I <sub>DD_PLL3</sub> <sup>3</sup>	PLL3 Supply Current	$V_{DD} = V_{DDSE} = V_{DD18} = 1.8V$ ; XTAL = 25MHz, PLL1/2 off, no output, PLL3 = 480MHz.		2.5	3.2	mA
		LPHCSL, 125MHz, 1.8V V <sub>DDDIFF</sub> , no load (DIFF1,2).		3.4	4.1	mA
I <sub>DDOx</sub>	Output Buffer Supply Current	LPHCSL, 100MHz, 1.8V V <sub>DDDIFF</sub> , no load (DIFF1,2).		2.9	3.5	mA
		LVCMOS, 8MHz, 1.8V, V <sub>DDSE</sub> <sup>1,2</sup> (SE1).		0.5	0.6	mA
		LVCMOS, 160MHz, 1.8V V <sub>DDSE</sub> x <sup>1,2</sup> (SE1).		2.7	3.4	mA
I <sub>DDPD</sub> <sup>3</sup>	Power Down Current – LPHCSL	I <sup>2</sup> C functional during power-down, just 32kHz running (if any); DIFF outputs in LPHCSL mode are high/low.		2.6	3.4	mA
I <sub>DDPD</sub> <sup>3</sup>	Power Down Current – LVCMOS	I <sup>2</sup> C functional during power-down, just 32kHz running (if any); DIFF outputs in LVCMOS mode are high/low or low/low.		0.5	1	mA
I <sub>DDUPD</sub> <sup>4</sup>	Ultra Power Down Current – LPHCSL	I <sup>2</sup> C functional during power-down, just 32kHz running (if any); DIFF outputs in LPHCSL mode are low/low.		33	65	μА
I <sub>DDUPD</sub> <sup>4</sup>	Ultra Power Down Current – LVCMOS	I <sup>2</sup> C functional during power-down, just 32kHz running (if any) – DIFF outputs in LVCMOS mode are low/low.		33	65	μΑ
I <sub>DDSUSPEND</sub> 5	Suspend Mode Current – 32kHz x 1	I <sup>2</sup> C off in Suspend Mode. One 32kHz output running.		1.4	2.1	μΑ

 $<sup>^{\</sup>rm 1}$  All output currents measured with 0.5 inch transmission line and 0pF load.

<sup>&</sup>lt;sup>2</sup> Single CMOS driver active.

<sup>&</sup>lt;sup>3</sup> Power-down can be controlled by PD (OE1 input pin) and/or I<sup>2</sup>C bit.

<sup>&</sup>lt;sup>4</sup> Ultra Power-down must be controlled by PD (OE1 input pin).

 $<sup>^{5}</sup>$  Suspend mode requires all  $V_{DD}$  to GND except  $V_{DDSE}$ n (as desired) and  $V_{DD18}$ .

<sup>&</sup>lt;sup>6</sup> DIFF outputs in LVCMOS mode can power-down to be high/low or low/low, depending on register 0x22<1:0>.



**Table 7. Electrical Characteristics-Input Parameters** 

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	Single-ended inputs – OE pins.	0.65 x V <sub>DDSE</sub>		V <sub>DDSE</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	Single-ended inputs – OE pins.	GND - 0.3		0.35 x V <sub>DDSE</sub>	V
V <sub>IH</sub>	Input High Voltage – OE	Single-ended input.	0.65 x V <sub>DDSE</sub>		V <sub>DDSE</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage – OE	Single-ended input.	GND - 0.3		0.35 x V <sub>DDSE</sub>	V
V <sub>SWING</sub>	Input Amplitude – CLKIN	Single-ended input swing.	600		$V_{DD}$	mV
I <sub>IL</sub>	Input Leakage Low Current	V <sub>IN</sub> = GND	-20		20	μΑ
I <sub>IH</sub>	Input Leakage High Current	V <sub>IN</sub> = 1.89V.	-20		20	μA
d <sub>TIN</sub>	Input Duty Cycle	Measurement from differential waveform.	45		55	%
C <sub>IN</sub>	Input capacitance (CLKIN, CLKINB, OE, SDA, SCL, DFC1:0).			3	7	pF
R <sub>PDR</sub>	Pull-down Resistor – OE pin			550		kΩ
R <sub>OUT</sub>	LVCMOS output driver impedance (V <sub>DDSE</sub> = 1.8V)			17		Ω

#### Table 8. DC Electrical Characteristics - LVCMOS

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -8mA.	0.7 x V <sub>DDSE</sub>		$V_{DDSE}$	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8mA.			0.25 x V <sub>DDSE</sub>	V
I <sub>OZDD</sub>	Output Leakage Current	Tri-state outputs, V <sub>DDSE</sub> = 1.89V.			3	μΑ
t <sub>R/F</sub>	Output Rise/Fall Time	Single-ended LVCMOS output clock rise and fall time, 20% to 80% of V <sub>DDSE</sub> 1.8V.		1.0		ns

Table 9. Electrical Characteristics - LPHCSL Differential Outputs

Symbol	Parameter	Minimum	Typical	Maximum	Units	Notes
dV/dt	Slew Rate	1	2.5	4	V/ns	1,2,3,8
ΔdV/dt	Slew Rate Mismatch			20	%	1,2,3,8,9
V <sub>MAX</sub>	Maximum Voltage			1150	mV	1,6
V <sub>MIN</sub>	Minimum Voltage	-300			mV	1,6
$V_{SWING}$	Voltage Swing	300			mV	1,2,6
V <sub>CROSS</sub>	Crossing Voltage Value	250	400	550	mV	1,4,6



#### Table 9. Electrical Characteristics - LPHCSL Differential Outputs (Cont.)

Symbol	Parameter	Minimum	Typical	Maximum	Units	Notes
ΔV <sub>CROSS</sub>	Crossing Voltage Variation			140	mV	1,5,9
Jitter-Cy/Cy	Cycle to Cycle Jitter			160	ps	1,2
Jitter-STJ	Short Term Period Jitter			300	ps	1,2
T <sub>DC</sub>	Duty Cycle	45		55	%	1,2

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform.

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the V<sub>SWING</sub> voltage range centered around differential 0V. This results in a ±150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> V<sub>CROSS</sub> is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

 $<sup>^5</sup>$  The total variation of all V<sub>CROSS</sub> measurements in any particular system. Note that this is a subset of V<sub>CROSS</sub> min/max (V<sub>CROSS</sub> absolute) allowed. The intent is to limit V<sub>CROSS</sub> induced modulation by setting  $\Delta V_{CROSS}$  to be smaller than V<sub>CROSS</sub> absolute.

<sup>&</sup>lt;sup>6</sup> Measured from single-ended waveform.

<sup>&</sup>lt;sup>7</sup> Measured with scope averaging off, using statistics function. Variation is the difference between minimum and maximum.

<sup>&</sup>lt;sup>8</sup> Scope average on.

<sup>&</sup>lt;sup>9</sup> 100MHz, spread off and 0.5% spread.



### **General AC Electrical Characteristics**

 $V_{DD}$  = 1.8V ±5%,  $T_A$  = -40°C to +85°C; spread spectrum = off

**Table 10. AC Timing Electrical Characteristics** 

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
<b>4</b> 1	Innut Fraguenay	Input frequency limit (XIN).	8		40	MHz
f <sub>IN</sub> 1	Input Frequency	Input frequency limit (LVCMOS to X1).	1		125	MHz
f	Output Frequency	Single-ended clock output limit (LVCMOS).	1		125	MHz
f <sub>OUT</sub>	Output Frequency	Differential clock output frequency (LPHCSL).	1		125	MHz
f <sub>VCO1</sub>	VCO Frequency Range of PLL1	VCO operating frequency range.	300		600	MHz
f <sub>VCO2</sub>	VCO Frequency Range of PLL2	VCO operating frequency range.	30		130	MHz
f <sub>VCO3</sub>	VCO Frequency Range of PLL3	VCO operating frequency range.	300		800	MHz
	Output Duty Cycle	LVCMOS (measured at V <sub>DDO</sub> /2).	45		55	%
t <sub>ODC</sub>	Output Duty Cycle – REF	Reference clock output or SE1–3 fan out clock measured at V <sub>DDO</sub> /2.	40		60	%
		Cycle-to-cycle jitter (peak-to-peak), multiple output frequencies switching, differential outputs (1.8V nominal output voltage).  SE1 = 25MHz.  DIFF1/2 = 100MHz.		50		ps
tu	Clock Jitter	RMS phase jitter (12kHz to 20MHz integration range) differential output, 1.8V nominal output voltage.  25MHz crystal.  SE1 = 12.5MHz – REF/2.  DIFF1/2 = 100MHz – PLL1.  REF = 25M.		1.5		ps
t <sub>SKEW</sub>	Output Skew	Skew between the same frequencies, with outputs using the same driver format.		75		ps
t <sub>LOCK</sub> <sup>2</sup>	Lock Time	PLL/DCO lock time.			10	ms

<sup>&</sup>lt;sup>1</sup> Practical lower frequency is determined by loop filter settings.

 $<sup>^2</sup>$  Includes loading the configuration bits from OTP to PLL registers. It does not include OTP programming/write time.

<sup>&</sup>lt;sup>3</sup> Actual PLL lock time depends on the loop configuration.



# **PCI Express Jitter Specifications**

 $V_{DDDIFF} = 1.8V \pm 5\% T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ 

**Table 11. PCI Express Jitter Specifications** 

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Industry Specification	Units	Notes
t <sub>J</sub> (PCIe Gen1)	Phase Jitter Peak-to-Peak	f = 100MHz/125MHz, 25MHz crystal input.  Evaluation band: 0Hz – Nyquist (clock frequency/2).		86	ps	1,4		
t <sub>REFCLK_HF_RMS</sub> (PCle Gen2)	Phase Jitter RMS	f = 100MHz/125MHz, 25MHz crystal input. High band: 1.5MHz – Nyquist (clock frequency/2).		1.9		3.10	ps	2,4
t <sub>REFCLK_LF_RMS</sub> (PCIe Gen2)	Phase Jitter RMS	f = 100MHz/125MHz, 25MHz crystal input. Low band: 10kHz – 1.5MHz.		0.9		3.0	ps	2,4
<sup>t</sup> REFCLK_RMS (PCIe Gen3)	Phase Jitter RMS	f = 100MHz/125MHz, 25MHz crystal input. Evaluation band: 0Hz – Nyquist (clock frequency/2).		0.5		1.0	ps	3,4

Note: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

# I<sup>2</sup>C Bus Characteristics

Table 12. I<sup>2</sup>C Bus DC Characteristics

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Level		0.7 × V <sub>DD18</sub>			V
V <sub>IL</sub>	Input Low Level				0.3 × V <sub>DD18</sub>	V
V <sub>HYS</sub>	Hysteresis of Inputs		0.05 × V <sub>DD18</sub>			V
I <sub>IN</sub>	Input Leakage Current				±1	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 3mA.			0.4	V

<sup>&</sup>lt;sup>1</sup> Peak-to-peak jitter after applying system transfer function for the common clock architecture. Maximum limit for PCI Express Gen1.

<sup>&</sup>lt;sup>2</sup> RMS jitter after applying the two evaluation bands to the two transfer functions defined in the common clock architecture and reporting the worst case results for each evaluation band. Maximum limit for PCI Express Gen2 is 3.1ps RMS for t<sub>REFCLK\_HF\_RMS</sub> (high band) and 3.0ps RMS for t<sub>REFCLK\_LF\_RMS</sub> (low band).

<sup>&</sup>lt;sup>3</sup> RMS jitter after applying system transfer function for the common clock architecture. This specification is based on the PCI\_Express\_Base\_r3.0 10 Nov. 2010 specification, and is subject to change pending the final release version of the specification.

<sup>&</sup>lt;sup>4</sup> This parameter is guaranteed by characterization. Not tested in production.



Table 13. I<sup>2</sup>C Bus AC Characteristics

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
F <sub>SCLK</sub>	Serial Clock Frequency (SCL)			100	400	kHz
t <sub>BUF</sub>	Bus Free Time between STOP and START		1.3			μs
t <sub>SU:START</sub>	Setup Time, START		0.6			μs
t <sub>HD:START</sub>	Hold Time, START		0.6			μs
t <sub>SU:DATA</sub>	Setup Time, data input (SDA)		100			ns
t <sub>HD:DATA</sub>	Hold Time, data input (SDA) <sup>1</sup>		0			μs
t <sub>OVD</sub>	Output Data Valid from Clock				0.9	μs
C <sub>B</sub>	Capacitive Load for Each Bus Line				400	pF
t <sub>R</sub>	Rise Time, data and clock (SDA, SCL)		20 + 0.1 × C <sub>B</sub>		300	ns
t <sub>F</sub>	Fall Time, data and clock (SDA, SCL)		20 + 0.1 × C <sub>B</sub>		300	ns
t <sub>HIGH</sub>	High Time, clock (SCL)		0.6			μs
t <sub>LOW</sub>	Low Time, clock (SCL)		1.3			μs
t <sub>SU:STOP</sub>	Setup Time, STOP		0.6			μs

A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V<sub>IH(MIN)</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.

# **Glossary of Features**

**Table 14. Glossary of Features** 

Term	Function Description	Apply to
DFC	Dynamic Frequency Control; from selected PLL to support four VCO frequencies; means two different output frequencies by assigned H/W pin state changes (H-L or L-H) needs to have frequency change Glitch-Free function in order to not crash application system.	PLL2
ORT	Overshot Reduction; when the DFC dynamic frequency change is functional, the VCO changes frequencies smoothly to target frequency without overshoot or undershoot.	PLL2
OE	Output enable function; each output can be controlled by assigned OE pin and the dedicated OE pin can be OTP programmable as global Power Down function (PD#) or Output Enable (OE) or Proactive Power Saving function (PPS) or RESET pin function.	OE1
SS	Spread spectrum clock.	PLL1/PLL2
Slew Rate	LVCMOS outputs with slew rate control – slow and fast.	LVCMOS
PPS	Proactive Power Saving; utilize OE pin as monitor pin for end device X2 clock status. See <i>PPS Function</i> description for details.	SE1



#### **Device Features and Functions**

#### **Performance Power Balancing**

VersaClock 3S features Performance Power Balancing with three individual programmable PLL designs and provides a balance between performance and power consumption.

The device can operate within single-digit mA low-power operation or support high-performance requirements such as PCle Gen 3 with additional power.

In order to satisfy system trade-off, outputs have the option to route from different PLL/input sources.

**Table 15. Power Saving Modes Summary** 

Power Mode	External Condition	External Condition Internal Operating Condition	
Power-down Mode	V <sub>DD</sub> all connected.	All off, I <sup>2</sup> C still active.	2mA
Ultra-power-down	V <sub>DD</sub> all connected.	All off.	50μΑ
Suspend Mode	Only V <sub>BAT</sub> connected.	All off, only DCO on with RTC (32.768kHz) output only.	2μΑ

**Table 16. Output Source** 

Source	Outputs			
Source	SE1	DIFF1	DIFF2	
Xtal REF	Xtal REF	Xtal REF	Xtal REF	
32.768kHz	32.768kHz			
PLL1		PLL1	PLL1	
PLL2	PLL2	PLL2	PLL2	
PLL3	PLL3	PLL3	PLL3	

Table 17. SE1 Output

SE1	B36<4>	B36<3>	B31<1>	B29<3>
From 32kHz	0	1	0	0
From PLL3 + Divider 5	1	0	0	0
From PLL2 + Divider 4	1	1	1	0
From REF + Divider 4	1	1	0	1

Table 18. DIFF1 Output

DIFF1	B34<7>	B0<3>
From PLL1 + Divider 1	0	0
From PLL2 + Divider 3	1	0
From REF + Divider 1	0	1




Table 19. DIFF2 Output

DIFF2	B35<7>	B0<3>
From PLL1 + Divider 1	0	0
From PLL2 + Divider 3	1	0
From REF + Divider 1	0	1

### **DFC - Dynamic Frequency Control**

- OTP programmable-4 different feedback fractional dividers (4 VCO frequencies) that apply to PLL2.
- ORT (over shoot reduction) function will be applied automatically during the VCO frequency change.
- Smooth frequency incremental or decremental from current VCO to targeted VCO base on DFC hardware pins selection.

Figure 2. DFC Function Block Diagram



**Table 20. DFC Function Priority** 

DFC_EN bit (W32[4])	OE1_fun_sel (W30[6:5])	*OE3_fun_sel (W30[3:2])	SCL_DFC1	DFC[1:0]	Notes
0	Х	х	x	0	DFC disable
1	11 (DFC)	00-10 (DFC)	х	[0,OE1]	One pin DFC-OE1
1	11 (DFC)	11 (DFC)	Х	[OE3,OE1]	Two pin DFC-OE3, OE1
1	00–10	11	х	Not permitted	Not supported
1	00–10	00–10	0	[SCL_DFC1, SDA_DFC0]	I <sup>2</sup> C pin as DFC control pins mode
1	00–10	00–10	1	W30[1:0]	I <sup>2</sup> C control DFC mode

<sup>\*</sup> The 5L35021 has only OE1 pin for DFC function hardware pin selection. For OE1/OE3 two pins DFC control, use 5L35023 24-QFN package device.



#### **DFC Function Programming**

- Register B63b3:2 selects DFC00–DFC11 configuration.
- Byte16–19 are the registers for PLL2 VCO setting, based on B63b3:2 configuration selection, the data write to B16–19 will be stored
  in selected configuration OTP memory.
- Refer to *DFC Function Priority* table. Select proper control pin(s) to activate DFC function.
- Note the DFC function can also be controlled by I<sup>2</sup>C access.

#### **PPS - Proactive Power Saving Function**

PPS (Proactive Power Saving) is an IDT patented unique design for the clock generator that proactively detects end device power down state and then switches output clocks between normal operation clock frequency and low power mode 32kHz clock that only consumes <2µA current. The system could save power when the device goes into power down or sleep mode. The PPS function diagram is shown as below.

Figure 3. PPS Function Block Diagram





Figure 4. PPS Assertion/Deassertion Timing Chart






#### **PPS Function Programming**

- 1. Refer to the *OE Pin Functions* table to have the proper PPS function selected for OE pin(s). Note that the register default is set to Output enable (OE) function for OE pins.
- 2. Have proper setup to Byte 30 and 32 for OE1–OE3 function selection; for PPS function, select 10 to control register bits.

#### **Timer Function Description**

- 1. The timer function can be used together with the DFC -Dynamic Frequency Control function or with another PLL frequency programming.
- 2. The timer provides 4 different delay times as  $0.5 \sec 1 \sec 2 \sec 4 \sec$  by two bits selection.
- 3. The timeout flag will be set when timer times out and the flag can be cleared by writing 0 to timer enable bit.
- 4. When timer times out, RESET pin can generate a 250ms pulse signal if RESET control bit is enabled.
- 5. When timer times out, DFC stage will switch back to DFC00 setting if DFC function is enabled and DFC function will be disabled after RESET.

Figure 5. Timer Functions



#### **OE Pin Function**

The OE pin in the 5L35021 have multiple functions. The OE pins can be configured as output enable control (OE) or chip power-down control (PD#) or Proactive Power Saving function (PPS). Furthermore, the OE pins can be configured as a single Dynamic Frequency Control (DFC), or the RESET out function that is associated with the Timer function.

Table 21. OE Pin Functions

Function	Pin
runction	OE1
SE Output Enable/Disable	SE1 (default)
DIFF Output Enable/Disable	_
Global Power Down (PD#)	PD#
Proactive Power Saving Input	SE1_PPS
DOC Control (Only PLL2)	DFC0
RESET OUT	_



Table 22. OE Pin Function Summary

OE Pin	Description
OE1: SE1	OE1 only control SE1 enable/disable; other outputs are not affected by this pin status.
OE1: PD#	OE1 control chip global power down (PD#) except 32.768kHz on OE1 (when 32kHz is enabled). When the PD# pin is active low, the chip goes to lowest power down mode and all outputs are disabled except 32kHz output and only keep 32k/Xtal calibration.
OE1: SE1_PPS	Configure OE1 as SE1_PPS (Proactive Power Saving) function pin.
OE1: DFC0	Configure OE1 as DFC0 control pin 0.

Table 23. PD# Priority

PD#	I2C_OE_EN_bit	SE1/2/3, DIFF1/DIFF2	Output	Notes
0	х	Х	Stop	32kHz free run
1	0	Х	Stop	
1	1	0	Stop	
1	1	1	Running	

#### Crystal Input (X1/X2)

The crystal oscillators should be fundamental mode quartz crystals; overtone crystals are not suitable. Crystal frequency should be specified for parallel resonance with 40MHz maximum.


A crystal manufacturer will calibrate its crystals to the nominal frequency with a certain load capacitance value. When the oscillator load capacitance matches the crystal load capacitance, the oscillation frequency will be accurate as 0 PPM. When the oscillator load capacitance is lower than the crystal load capacitance, the oscillation frequency will be higher than nominal. In order to get an accurate oscillation frequency, the matching the oscillator load capacitance with the crystal load capacitance is required.

To set the oscillator load capacitance, 5L35021 has built-in two programmable tuning capacitors inside the chip, one at XIN and one at XOUT. They can be adjusted independently. The value of each capacitor is composed of a fixed capacitance amount plus a variable capacitance amount set with the XTAL[7:0] register. Adjustment of the crystal tuning capacitors allows for maximum flexibility to accommodate crystals from various manufacturers. The range of tuning capacitor values available are in accordance with the following table.

Table 24. Programmable Tuning Caps

Parameter	Bits	Range	Minimum (pF)	Maximum (pF)
Xtal [7:0]	4 × 2	+1 / +2 / +4 / +8pF	0	15pF





XTAL[4:0] = (XTAL CL - 7pF) \*2 (Eq.1)

Equation 1 and the table of XTAL[7:0] tuning capacitor characteristics show that the parallel tuning capacitance can be set between 4.5pF to 12.5pF with a resolution of 0.25pF.

For a crystal  $C_L$  = 8pF, where  $C_L$  is the parallel capacity specified by the crystal vendor that sets the crystal frequency to the nominal value. Under the assumptions that the stray capacity between the crystal leads on the circuit board is zero and that no external tuning caps are placed on the crystal leads, then the internal parallel tuning capacity is equal to the load capacity presented to the crystal by the device.

The internal load capacitors are true parallel-plate capacitors for ultra-linear performance. Parallel-plate capacitors were chosen to reduce the frequency shift that occurs when non-linear load capacitance interacts with load, bias, supply, and temperature changes. External non-linear crystal load capacitors should not be used for applications that are sensitive to absolute frequency requirements.

The 5L35023 supports spread spectrum clocks from PLL1 and PLL2; the PLL1 built-in with analog spread spectrum and PLL2 has digital spread spectrum.

### **Spread Spectrum**


The 5L35021 supports spread spectrum clocks from PLL1 and PLL2; the PLL1 built-in with analog spread spectrum and PLL2 has digital spread spectrum.

**Table 25. Spread Spectrum Generation Specifications** 

Symbol	Parameter	Description	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency	Output frequency range.	1		125	MHz
f <sub>MOD</sub>	Mod Frequency	Modulation frequency.	3	30 to 63		
f <sub>SPREAD</sub>	Spread Value	Amount of spread value (programmable) – down spread.	-0.5% to -2%			% f <sub>OUT</sub>
%tolerance	Spread% Value	Variation of spread range.		15		%



#### Figure 6. Digital Spread Spectrum



Down spread or Spread off N = Fvco/Fpfd Center Spread N = Nssoff + N × SSamount/2

N: include integer and fraction

Fvco: VCOs frequency
Fpfd: PLLs pfd frequency
Fss: spread modulation rate
SSamount: spread percentage

The black line is for the down spread; N will decrease to make the center frequency is lower than spread off.

The blue line is for the center spread; there is an offset put on divider ratio to make the center frequency keep same as spread off.

Example: 0.5% down spread at 32kHz modulation rate.

### **Suspend Mode with RTC Clock Only**

VersaClock 3S can operate on the following two modes:

- Full-power mode:
  - Full chip active with the most functionality and all V<sub>DD</sub>s are connected to power supply.
- Low-power Suspend Mode:
  - Device power-up with below sequence:
- 1.  $V_{BAT}$  and all other  $V_{DD}$ s are powered up.  $V_{BAT}$  ramp must be earlier or same time as other  $V_{DD}$ s.
- 2. After full power up is completed, the device can go into Suspend Mode triggered by V<sub>BAT</sub> is powered and rest of the V<sub>DD</sub>s ramped down (ramp down time slower than 3ms).

In Suspend Mode, device will operate with a  $2\mu$ A core power with only  $V_{BAT}$  powered up. Producing 32kHz outputs on SEx outputs (it can be multiple copies). Operating at this state helps system in power-down, or sleep mode without losing date-time information at a very low power budget. When system waking up, device will go back to full power mode automatically and produce outputs upon user configuration.

When there is core power present (V<sub>DD18</sub> and V<sub>DDA</sub>), the device will switch DCO supply to core power to save battery.



### **ORT-VCO Overshoot Reduction Technology**

The 5L35021 supports the VCO overshoot reduction technology (ORT) to prevent an output clock frequency spike when the device is changing frequency on the fly or doing DFC (Dynamic Frequency Control) function. The VCO frequency changes are under control instead of free-run to targeted frequency.

#### **PLL Features and Descriptions**

Table 26. Output 1 Divider

	Output Divider bits <3:2>						
Output Divider bits <1:0>	00	01	10	11			
00	1	2	4	8			
01	4	8	16	32			
10	5	10	20	40			
11	6	12	24	48			

Table 27. Output 2, 4, and 5 Divider

	Output Divider bits <3:2>						
Output Divider bits <1:0>	00	01	10	11			
00	1	2	4	5			
01	3	6	12	15			
10	5	10	20	25			
11	10	20	40	50			

Table 28. Output 3 Divider

	Output Divider bits <3:2>					
Output Divider bits <1:0>	00	01	10	11		
00	1	2	4	8		
01	3	6	12	24		
10	5	10	20	40		
11	10	20	40	80		



# **Output Clock Test Conditions**

Figure 7. LVCMOS Output Test Conditions





Figure 8. LP-HCSL Output Test Conditions






# **General I<sup>2</sup>C Mode Operations**

The device acts as a slave device on the  $I^2C$  bus using one of the four  $I^2C$  addresses (0xD0, 0xD2, 0xD4, or 0xD6) to allow multiple devices to be used in the system. The interface accepts byte-oriented block write and block read operations. Two address bytes specify the register address of the byte position of the first register to write or read. Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first). Read and write block transfers can be stopped after any complete byte transfer. During a write operation, data will not be moved into the registers until the STOP bit is received, at which point, all data received in the block write will be written simultaneously.

For full electrical  $I^2$ C compliance, it is recommended to use external pull-up resistors for SDATA and SCLK. The internal pull-down resistors have a size of  $100k\Omega$  typical.

Figure 9. I<sup>2</sup>C Slave Read and Write Cycle Sequencing





### Byte 0: General Control

Byte 00h	Name	Control Function	Туре	0	1	PWD
Bit 7	OTP_Burned	OTP memory programming indication	R/W	OTP memory non-programmed	OTP memory programmed	0
Bit 6	l <sup>2</sup> C_addr[1]	I <sup>2</sup> C address select bit 1	R/W	00: D0	/ 01: D2	0
Bit 5	l <sup>2</sup> C_addr[0]	I <sup>2</sup> C address select bit 0	R/W	10: D4	/ 11: D6	0
Bit 4	PLL1_SSEN	PLL1 Spread Spectrum enable	R/W	disable	enable	0
Bit 3	DIV1_src_sel	Divider 1 source clock select	R/W	PLL1	Xtal	0
Bit 2	PLL3_refin_sel	PLL3 source selection	R/W	Xtal	Seed (DIV2)	0
Bit 1	EN_CLKIN	Enable CLKIN	R/W	disable	enable	0
Bit 0	OTP_protect	OTP memory protection	R/W	read/write	write locked	0

### Byte 1: Dash Code ID (optional)

Byte 01h	Name	Control Function	Туре	0	1	PWD
Bit 7	DashCode ID[7]	Dash code ID	R/W	_	_	0
Bit 6	DashCode ID[6]	Dash code ID	R/W	_	_	0
Bit 5	DashCode ID[5]	Dash code ID	R/W	_	_	0
Bit 4	DashCode ID[4]	Dash code ID	R/W	_	_	0
Bit 3	DashCode ID[3]	Dash code ID	R/W	_	_	0
Bit 2	DashCode ID[2]	Dash code ID	R/W	_	_	0
Bit 1	DashCode ID[1]	Dash code ID	R/W	_	_	0
Bit 0	DashCode ID[0]	Dash code ID	R/W	_	_	0

# Byte 2: Crystal Cap Setting

Byte 02h	Name	Control Function	Туре	0	1	PWD
Bit 7	Xtal_Cap[7]	Xtal cap load trimming bits	R/W			0
Bit 6	Xtal_Cap[6]	Xtal cap load trimming bits	R/W			
Bit 5	Xtal_Cap[5]	Xtal cap load trimming bits	R/W			0
Bit 4	Xtal_Cap[4]	Xtal cap load trimming bits	R/W	x1 x4	x2 x8	1
Bit 3	Xtal_Cap[3]	Xtal cap load trimming bits	R/W	total		0
Bit 2	Xtal_Cap[2]	Xtal cap load trimming bits	R/W			0
Bit 1	Xtal_Cap[1]	Xtal cap load trimming bits	R/W			0
Bit 0	Xtal_Cap[0]	Xtal cap load trimming bits	R/W			1



#### Byte 3: PLL3 M Divider

Byte 03h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL3_MDIV1	PLL3 source clock divider	R/W	disable M DIV1	bypadd divider (/1)	0
Bit 6	PLL3_MDIV2	PLL3 source clock divider	R/W	disable M DIV2	bypadd divider (/2)	0
Bit 5	PLL3 M_DIV[5]	PLL3 reference integer divider	R/W	3–64	default 25	0
Bit 4	PLL3 M_DIV[4]	PLL3 reference integer divider	R/W	_	_	1
Bit 3	PLL3 M_DIV[3]	PLL3 reference integer divider	R/W	_	_	1
Bit 2	PLL3 M_DIV[2]	PLL3 reference integer divider	R/W	_	_	0
Bit 1	PLL3 M_DIV[1]	PLL3 reference integer divider	R/W	_	_	0
Bit 0	PLL3 M_DIV[0]	PLL3 reference integer divider	R/W	_	_	1

Byte 4: PLL3 N Divider

Byte 04h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL3 N_DIV[7]	PLL3 VCO feedback integer divider bit7	R/W	12–2048, default VCO setting is		1
Bit 6	PLL3 N_DIV[6]	PLL3 VCO feedback integer divider bit6	R/W			1
Bit 5	PLL3 N_DIV[5]	PLL3 VCO feedback integer divider bit5	R/W			1
Bit 4	PLL3 N_DIV[4]	PLL3 VCO feedback integer divider bit4	R/W			0
Bit 3	PLL3 N_DIV[3]	PLL3 VCO feedback integer divider bit3	R/W	4801	MHz	0
Bit 2	PLL3 N_DIV[2]	PLL3 VCO feedback integer divider bit2	R/W			0
Bit 1	PLL3 N_DIV[1]	PLL3 VCO feedback integer divider bit1	R/W			0
Bit 0	PLL3 N_DIV[0]	PLL3 VCO feedback integer divider bit0	R/W			0

Byte 5: PLL3 Loop Filter Setting and N Divider 10:8

Byte 05h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL3_R100K	PLL3 Loop filter resister 100kohm	R/W	bypass	plus 100kohm	0
Bit 6	PLL3_R50K	PLL3 Loop filter resister 50kohm	R/W	bypass	plus 50kohm	0
Bit 5	PLL3_R25K	PLL3 Loop filter resister 25kohm	R/W	bypass	plus 25kohm	0
Bit 4	PLL3_R12.5K	PLL3 Loop filter resister 12.5kohm	R/W	bypass	plus 12.5kohm	1
Bit 3	PLL3_R6K	PLL3 Loop filter resister 6kohm	R/W	bypass	only 6kohm applied	0
Bit 2	PLL3 N_DIV[10]	PLL3 VCO feedback integer divider bit10	R/W	40.0040.1.6		0
Bit 1	PLL3 N_DIV[9]	PLL3 VCO feedback integer divider bit9	R/W	12–2048, default VCO setting is 480MHz		0
Bit 0	PLL3 N_DIV[8]	PLL3 VCO feedback integer divider bit8	R/W			1



Byte 6: PLL3 Charge Pump Control

Byte 06h	Name	Control Function	Туре	0	1	PWD
Bit 7	OUTDIV 3 Source	Output divider 3 source clock selection	R/W	PLL2	PLL3	0
Bit 6	PLL3_CP_8X	PLL3 charge pump control	R/W	_	x8	1
Bit 5	PLL3_CP_4X	PLL3 charge pump control	R/W	_	x4	1
Bit 4	PLL3_CP_2X	PLL3 charge pump control	R/W	_	x2	0
Bit 3	PLL3_CP_1X	PLL3 charge pump control	R/W	_	x1	1
Bit 2	PLL3_CP_/24	PLL3 charge pump control	R/W	_	/24	1
Bit 1	PLL3_CP_/3	PLL3 charge pump control	R/W	_	/3	0
Bit 0	PLL3_SIREF	PLL3 SiRef current selection	R/W	10μΑ	20μΑ	0

Formula: (iRef (10 $\mu$ A) × (1 + SIREF) × (1 × 1X + 2 × 2X + 4 × 4X + 8 × 8X + 16 × 16X))/((24 × /24) + (3 × /3))

Byte 7: PLL1 Control and OUTDIV5 Divider

Byte 07h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL1_MDIV_Doubler	PLL1 reference clock doubler	R/W	disable	enable	0
Bit 6	PLL1_SIREF	PLL1 SiRef current selection	R/W	10.8μΑ	21.6µA	0
Bit 5	PLL1_EN_CH2	PLL1 output Channel 2 control	R/W	disable	enable	1
Bit 4	PLL1_EN_3rdpole	PLL1 3rd Pole control	R/W	disable	enable	0
Bit 3	OUTDIV5[3]	Output divider5 control bit 3	R/W	_	_	0
Bit 2	OUTDIV5[2]	Output divider5 control bit 2	R/W	_	_	0
Bit 1	OUTDIV5[1]	Output divider5 control bit 1	R/W	_	_	1
Bit 0	OUTDIV5[0]	Output divider5 control bit 0	R/W	_	_	1

Byte 8: PLL1 M Divider

Byte 08h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL1_MDIV1	PLL3 VCO reference clock divider 1	R/W	disable M DIV1	bypass divider (/1)	0
Bit 6	PLL1_MDIV2	PLL3 VCO reference clock divider 2	R/W	disable M DIV2	bypass divider (/2)	0
Bit 5	PLL1 M_DIV[5]	PLL1 reference clock divider control bit 5	R/W			0
Bit 4	PLL1 M_DIV[4]	PLL1 reference clock divider control bit 4	R/W			1
Bit 3	PLL1 M_DIV[3]	PLL1 reference clock divider control bit 3	R/W	3–64, def	oult is 25	1
Bit 2	PLL1 M_DIV[2]	PLL1 reference clock divider control bit 2	R/W	3-04, dei	auit is 25	0
Bit 1	PLL1 M_DIV[1]	PLL1 reference clock divider control bit 1	R/W			0
Bit 0	PLL1 M_DIV[0]	PLL1 reference clock divider control bit 0	R/W			1



Byte 9: PLL1 VCO N Divider

Byte 09h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL1 N_DIV[7]	PLL1 VCO feedback divider control bit 7	R/W	12–2048, default is 600		0
Bit 6	PLL1 N_DIV[6]	PLL1 VCO feedback divider control bit 6	R/W			1
Bit 5	PLL1 N_DIV[5]	PLL1 VCO feedback divider control bit 5	R/W			0
Bit 4	PLL1 N_DIV[4]	PLL1 VCO feedback divider control bit 4	R/W			1
Bit 3	PLL1 N_DIV[3]	PLL1 VCO feedback divider control bit 3	R/W	12–2040, uei	auit is 600	1
Bit 2	PLL1 N_DIV[2]	PLL1 VCO feedback divider control bit 2	R/W			0
Bit 1	PLL1 N_DIV[1]	PLL1 VCO feedback divider control bit 1	R/W			0
Bit 0	PLL1 N_DIV[0]	PLL1 VCO feedback divider control bit 0	R/W			0

Byte 10: PLL Loop Filter and N Divider

Byte 0Ah	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL1_R100K	PLL1 Loop filter resister 100kohm	R/W	bypass	plus 100kohm	1
Bit 6	PLL1_R50K	PLL1 Loop filter resister 50kohm	R/W	bypass	plus 50kohm	0
Bit 5	PLL1_R25K	PLL1 Loop filter resister 25kohm	R/W	bypass	plus 25kohm	1
Bit 4	PLL1_R12.5K	PLL1 Loop filter resister 12.5kohm	R/W	bypass	plus 12.5kohm	1
Bit 3	PLL1_R1.0K	PLL1 Loop filter resister 1kohm	R/W	bypass	only 1.0kohm applied	0
Bit 2	PLL1 N_DIV[10]	PLL1 VCO feedback integer divider bit10	R/W			0
Bit 1	PLL1 N_DIV[9]	PLL1 VCO feedback integer divider bit9	R/W	12–2048, default is 600		1
Bit 0	PLL1 N_DIV[8]	PLL1 VCO feedback integer divider bit8	R/W			0

Byte 11: PLL1 Charge Pump

Byte 0Bh	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL1_CP_32X	PLL1 charge pump control	R/W	_	x32	0
Bit 6	PLL1_CP_16X	PLL1 charge pump control	R/W	_	x16	0
Bit 5	PLL1_CP_8X	PLL1 charge pump control	R/W	_	x8	0
Bit 4	PLL1_CP_4X	PLL1 charge pump control	R/W	_	x4	0
Bit 3	PLL1_CP_2X	PLL1 charge pump control	R/W	_	x2	0
Bit 2	PLL1_CP_1X	PLL1 charge pump control	R/W	_	x1	1
Bit 1	PLL1_CP_/24	PLL1 charge pump control	R/W	_	/24	1
Bit 0	PLL1_CP_/3	PLL1 charge pump control	R/W	_	/3	0



### Byte 12: PLL1 Spread Spectrum Control

Byte 0Ch	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL1_SS_REFDIV23	PLL1 Spread Spectrum control - Ref divider 23	R/W	_	_	0
Bit 6	PLL1_SS_REFDIV[6]	PLL1 Spread Spectrum control - Ref divider 6	R/W	_	_	0
Bit 5	PLL1_SS_REFDIV[5]	PLL1 Spread Spectrum control - Ref divider 5	R/W	_	_	0
Bit 4	PLL1_SS_REFDIV[4]	PLL1 Spread Spectrum control - Ref divider 4	R/W	_	_	0
Bit 3	PLL1_SS_REFDIV[3]	PLL1 Spread Spectrum control - Ref divider 3	R/W	_	_	0
Bit 2	PLL1_SS_REFDIV[2]	PLL1 Spread Spectrum control - Ref divider 2	R/W	_	_	0
Bit 1	PLL1_SS_REFDIV[1]	PLL1 Spread Spectrum control - Ref divider 1	R/W	_	_	0
Bit 0	PLL1_SS_REFDIV[0]	PLL1 Spread Spectrum control - Ref divider 0	R/W	_	_	0

Byte 13: PLL1 Spread Spectrum Control

Byte 0Dh	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL1_SS_FBDIV[15]	PLL1 Spread Spectrum - feedback divider 15	R/W	_	_	0
Bit 6	PLL1_SS_FBDIV[14]	PLL1 Spread Spectrum - feedback divider 14	R/W	_	_	0
Bit 5	PLL1_SS_FBDIV[13]	PLL1 Spread Spectrum - feedback divider 13	R/W	_	_	0
Bit 4	PLL1_SS_FBDIV[12]	PLL1 Spread Spectrum - feedback divider 12	R/W	_	_	0
Bit 3	PLL1_SS_FBDIV[11]	PLL1 Spread Spectrum - feedback divider 11	R/W	_	_	0
Bit 2	PLL1_SS_FBDIV[10]	PLL1 Spread Spectrum - feedback divider 10	R/W	_	_	0
Bit 1	PLL1_SS_FBDIV[9]	PLL1 Spread Spectrum - feedback divider 9	R/W	_	_	0
Bit 0	PLL1_SS_FBDIV[8]	PLL1 Spread Spectrum - feedback divider 8	R/W	_	_	0

Byte 14: PLL1 Spread Spectrum Control

Byte 0Eh	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL1_SS_FBDIV[7]	PLL1 Spread Spectrum - feedback divider 7	R/W	_	_	0
Bit 6	PLL1_SS_FBDIV[6]	PLL1 Spread Spectrum - feedback divider 6	R/W	_	_	0
Bit 5	PLL1_SS_FBDIV[5]	PLL1 Spread Spectrum - feedback divider 5	R/W	_	_	0
Bit 4	PLL1_SS_FBDIV[4]	PLL1 Spread Spectrum - feedback divider 4	R/W	_	_	0
Bit 3	PLL1_SS_FBDIV[3]	PLL1 Spread Spectrum - feedback divider 3	R/W	_	_	0
Bit 2	PLL1_SS_FBDIV[2]	PLL1 Spread Spectrum - feedback divider 2	R/W	_	_	0
Bit 1	PLL1_SS_FBDIV[1]	PLL1 Spread Spectrum - feedback divider 1	R/W	_	_	0
Bit 0	PLL1_SS_FBDIV[0]	PLL1 Spread Spectrum - feedback divider 0	R/W	_	_	0



### Byte 15: Output Divider1 Control

Byte 0Fh	Name	Control Function	Туре	0	1	PWD
Bit 7	OUTDIV1[3]	Output divider1 control bit 3	R/W	_	_	0
Bit 6	OUTDIV1[2]	Output divider1 control bit 2	R/W	_	_	0
Bit 5	OUTDIV1[1]	Output divider1 control bit 1	R/W	_	_	1
Bit 4	OUTDIV1[0]	Output divider1 control bit 0	R/W	_	_	1
Bit 3	OUTDIV2[3]	Output divider2 control bit 3	R/W	_	_	0
Bit 2	OUTDIV2[2]	Output divider2 control bit 2	R/W	_	_	0
Bit 1	OUTDIV2[1]	Output divider2 control bit 1	R/W	_	_	1
Bit 0	OUTDIV2[0]	Output divider2 control bit 0	R/W	_	_	1

# Byte 16: PLL2 Integer Feedback Divide

Byte 10h	Name	Control Function	Туре	0	1	PWD	
Bit 7	Reserved						
Bit 6		Reserved					
Bit 5	Reserved						
Bit 4	Reserved						
Bit 3		Reserved				0	
Bit 2	PLL2_FB_INT[10]	PLL2 feedback integer divider 10	R/W	_	_	0	
Bit 1	PLL2_FB_INT[9]	PLL2 feedback integer divider 9	R/W	_	_	0	
Bit 0	PLL2_FB_INT[8]	PLL2 feedback integer divider 8	R/W	_	_	0	

# Byte 17: PLL2 Integer Feedback Divider

Byte 11h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL2_FB_INT_DIV[7]	PLL2 feedback integer divider 7	R/W	_	_	0
Bit 6	PLL2_FB_INT_DIV[6]	PLL2 feedback integer divider 6	R/W	_	_	0
Bit 5	PLL2_FB_INT_DIV[5]	PLL2 feedback integer divider 5	R/W	_	_	1
Bit 4	PLL2_FB_INT_DIV[4]	PLL2 feedback integer divider 4	R/W	_	_	1
Bit 3	PLL2_FB_INT_DIV[3]	PLL2 feedback integer divider 3	R/W	_	_	1
Bit 2	PLL2_FB_INT_DIV[2]	PLL2 feedback integer divider 2	R/W	_	_	1
Bit 1	PLL2_FB_INT_DIV[1]	PLL2 feedback integer divider 1	R/W	_	_	0
Bit 0	PLL2_FB_INT_DIV[0]	PLL2 feedback integer divider 0	R/W	_	_	0



### Byte 18: PLL2 Fractional Feedback Divider

Byte 12h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL2_FB_FRC_DIV[15]	PLL2 feedback fractional divider 15	R/W	_	_	0
Bit 6	PLL2_FB_FRC_DIV[14]	PLL2 feedback fractional divider 14	R/W	_	_	0
Bit 5	PLL2_FB_FRC_DIV[13]	PLL2 feedback fractional divider 13	R/W	_	_	0
Bit 4	PLL2_FB_FRC_DIV[12]	PLL2 feedback fractional divider 12	R/W	_	_	0
Bit 3	PLL2_FB_FRC_DIV[11]	PLL2 feedback fractional divider 11	R/W	_	_	0
Bit 2	PLL2_FB_FRC_DIV[10]	PLL2 feedback fractional divider 10	R/W	_	_	0
Bit 1	PLL2_FB_FRC_DIV[9]	PLL2 feedback fractional divider 9	R/W	_	_	0
Bit 0	PLL2_FB_FRC_DIV[8]	PLL2 feedback fractional divider 8	R/W	_	_	0

### Byte 19: PLL2 Fractional Feedback Divider

Byte 13h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL2_FB_FRC_DIV[7]	PLL2 feedback fractional divider 7	R/W	_	_	0
Bit 6	PLL2_FB_FRC_DIV[6]	PLL2 feedback fractional divider 6	R/W	_	_	0
Bit 5	PLL2_FB_FRC_DIV[5]	PLL2 feedback fractional divider 5	R/W	_	_	0
Bit 4	PLL2_FB_FRC_DIV[4]	PLL2 feedback fractional divider 4	R/W	_	_	0
Bit 3	PLL2_FB_FRC_DIV[3]	PLL2 feedback fractional divider 3	R/W	_	_	0
Bit 2	PLL2_FB_FRC_DIV[2]	PLL2 feedback fractional divider 2	R/W	_	_	0
Bit 1	PLL2_FB_FRC_DIV[1]	PLL2 feedback fractional divider 1	R/W	_	_	0
Bit 0	PLL2_FB_FRC_DIV[0]	PLL2 feedback fractional divider 0	R/W	_	_	0

# Byte 20: PLL2 Spread Spectrum Control

Byte 14h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL2_STEP[7]	PLL2 spread step size control bit 7	R/W	_	_	0
Bit 6	PLL2_STEP[6]	PLL2 spread step size control bit 6	R/W	_	_	0
Bit 5	PLL2_STEP[5]	PLL2 spread step size control bit 5	R/W	_	_	0
Bit 4	PLL2_STEP[4]	PLL2 spread step size control bit 4	R/W	_	_	0
Bit 3	PLL2_STEP[3]	PLL2 spread step size control bit 3	R/W	_	_	0
Bit 2	PLL2_STEP[2]	PLL2 spread step size control bit 2	R/W	_	_	0
Bit 1	PLL2_STEP[1]	PLL2 spread step size control bit 1	R/W	_	_	0
Bit 0	PLL2_STEP[0]	PLL2 spread step size control bit 0	R/W	_	_	0



### Byte 21: PLL2 Spread Spectrum Control

Byte 15h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL2_STEP_DELTA[7]	PLL2 spread step size control delta bit 7	R/W	_	_	0
Bit 6	PLL2_STEP_DELTA[6]	PLL2 spread step size control delta bit 6	R/W	_	_	0
Bit 5	PLL2_STEP_DELTA[5]	PLL2 spread step size control delta bit 5	R/W	_	_	0
Bit 4	PLL2_STEP_DELTA[4]	PLL2 spread step size control delta bit 4	R/W	_	_	0
Bit 3	PLL2_STEP_DELTA[3]	PLL2 spread step size control delta bit 3	R/W	_	_	0
Bit 2	PLL2_STEP_DELTA[2]	PLL2 spread step size control delta bit 2	R/W	_	_	0
Bit 1	PLL2_STEP_DELTA[1]	PLL2 spread step size control delta bit 1	R/W	_	_	0
Bit 0	PLL2_STEP_DELTA[0]	PLL2 spared step size control delta bit 0	R/W	_	_	0

# Byte 22: PLL2 Spread Spectrum Control

Byte 16h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL2_STEP[15]	PLL2 spread step size control bit 15	R/W	_	_	0
Bit 6	PLL2_STEP[14]	PLL2 spread step size control bit 14	R/W	_	_	0
Bit 5	PLL2_STEP[13]	PLL2 spread step size control bit 13	R/W	_	_	0
Bit 4	PLL2_STEP[12]	PLL2 spread step size control bit 12	R/W	_	_	0
Bit 3	PLL2_STEP[11]	PLL2 spread step size control bit 11	R/W	_	_	0
Bit 2	PLL2_STEP[10]	PLL2 spread step size control bit 10	R/W	_	_	0
Bit 1	PLL2_STEP[9]	PLL2 spread step size control bit 9	R/W	_	_	0
Bit 0	PLL2_STEP[8]	PLL2 spread step size control bit 8	R/W	_	_	0

Byte 23: PLL2 Period Control

Byte 17h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL2_PERIOD[7]	PLL2 period control bit 7	R/W	_	_	0
Bit 6	PLL2_PERIOD[6]	PLL2 period control bit 6	R/W	_	_	0
Bit 5	PLL2_PERIOD[5]	PLL2 period control bit 5	R/W	_	_	0
Bit 4	PLL2_PERIOD[4]	PLL2 period control bit 4	R/W	_	_	0
Bit 3	PLL2_PERIOD[3]	PLL2 period control bit 3	R/W	_	_	0
Bit 2	PLL2_PERIOD[2]	PLL2 period control bit 2	R/W	_	_	0
Bit 1	PLL2_PERIOD[1]	PLL2 period control bit 1	R/W	_	_	0
Bit 0	PLL2_PERIOD[0]	PLL2 period control bit 0	R/W	_	_	0



### Byte 24: PLL2 Control Register

Byte 18h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL2_PERIOD[9]	PLL2 period control bit 9	R/W	_	_	0
Bit 6	PLL2_PERIOD[8]	PLL2 period control bit 8	R/W	_	_	0
Bit 5	PLL2_SSEN	PLL2 spread spectrum enable	R/W	disable	enable	0
Bit 4	PLL2_R100K	PLL2 Loop filter resister 100kohm	_	bypass	plus 100kohm	0
Bit 3	PLL2_R50K	PLL2 Loop filter resister 50kohm	_	bypass	plus 50kohm	1
Bit 2	PLL2_R25K	PLL2 Loop filter resister 25kohm	_	bypass	plus 25kohm	1
Bit 1	PLL2_R12.5K	PLL2 Loop filter resister 12.5kohm	_	bypass	plus 12.5kohm	1
Bit 0	PLL2_R6K	PLL2 Loop filter resister 6kohm	_	bypass	only 6kohm applied	0

# Byte 25: PLL2 Charge Pump Control

Byte 19h	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL2_CP_16X	PLL2 charge pump control	R/W	_	x16	0
Bit 6	PLL2_CP_8X	PLL2 charge pump control	R/W	_	x8	0
Bit 5	PLL2_CP_4X	PLL2 charge pump control	R/W	_	x4	0
Bit 4	PLL2_CP_2X	PLL2 charge pump control	R/W	_	x2	1
Bit 3	PLL2_CP_1X	PLL2 charge pump control	R/W	_	x1	0
Bit 2	PLL2_CP_/24	PLL2 charge pump control	R/W	_	/24	1
Bit 1	PLL2_CP_/3	PLL2 charge pump control	R/W	_	/3	0
Bit 0	PLL2_SIREF	PLL2 SiRef current selection	R/W	10μΑ	20μΑ	0

# Byte 26: PLL2 M Divider Setting

Byte 1Ah	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL2_MDIV_Doubler	PLL2 reference divider - doubler	R/W	disable	enable	0
Bit 6	PLL2_MDIV1	PLL2 reference divider 1	R/W	disable M DIV1	bypadd divider (/1)	0
Bit 5	PLL2_MDIV2	PLL2 reference divider 2	R/W	disable M DIV2	bypadd divider (/2)	0
Bit 4	PLL2_MDIV[4]	PLL2 reference divider control bit 4	R/W	·		1
Bit 3	PLL2_MDIV[3]	PLL2 reference divider control bit 3	R/W			1
Bit 2	PLL2_MDIV[2]	PLL2 reference divider control bit 2	R/W	3-64, de	efault is 25	0
Bit 1	PLL2_MDIV[1]	PLL2 reference divider control bit 1	R/W			0
Bit 0	PLL2_MDIV[0]	PLL2 reference divider control bit 0	R/W			1



Byte 27: Output Divider 4

Byte 1Bh	Name	Control Function	Туре	0	1	PWD
Bit 7	OUTDIV3[3]	Out divider 4 control bit 7	R/W	_	_	0
Bit 6	OUTDIV3[2]	Out divider 4 control bit 6	R/W	_	_	1
Bit 5	OUTDIV3[1]	Out divider 4 control bit 5	R/W	_	_	0
Bit 4	OUTDIV3[0]	Out divider 4 control bit 4	R/W	_	_	0
Bit 3	OUTDIV4[3]	Out divider 4 control bit 3	R/W	_	_	0
Bit 2	OUTDIV4[2]	Out divider 4 control bit 2	R/W	_	_	0
Bit 1	OUTDIV4[1]	Out divider 4 control bit 1	R/W	_	_	1
Bit 0	OUTDIV4[0]	Out divider 4 control bit 0	R/W	_	_	1

Byte 28: PLL Operation Control Register

Byte 1Ch	Name	Control Function	Туре	0	1	PWD
Bit 7	PLL2_HRS_EN	PLL2 spread high resolution selection enable	R/W	normal	enable (shift 4 bits)	0
Bit 6	PLL2_refin_sel	PLL2 reference clock source select	R/W	Xtal	DIV2	0
Bit 5	PLL3_PDB	PLL3 Power Down	R/W	Power Down	running	1
Bit 4	PLL3_LCKBYPSSB	PLL3 lock bypass	R/W	bypass lock	lock	1
Bit 3	PLL2_PDB	PLL2 Power Down	R/W	Power Down	running	1
Bit 2	PLL2_LCKBYPSSB	PLL2 lock bypass	R/W	bypass lock	lock	1
Bit 1	PLL1_PDB	PLL1 Power Down	R/W	Power Down	running	1
Bit 0	PLL1_LCKBYPSSB	PLL1 lock bypass	R/W	bypass lock	lock	1

Byte 29: Output Control

Byte 1Dh	Name	Control Function	Туре	0	1	PWD
Bit 7	DIFF1_SEL	Differential clock 1 output OE2 control		not controlled	controlled	0
Bit 6	DIFF2_SEL	Differential clock 2 output OE2 control		not controlled	controlled	0
Bit 5	DIFF1_EN	Differential clock 1 output enable	R/W	disable	enable	1
Bit 4	DIFF2_EN	Differential clock 2 output enable	R/W	disable	enable	1
Bit 3	OUTDIV4_Source	Output divider 4 source clock selection	R/W	PLL2	Xtal	0
Bit 2	SE1_SLEW	SE 1 slew rate control	R/W	normal	strong	0
Bit 1	VDD1_SEL[1]	VDD1 level control bit 1	R/W	11: 1.8		1
Bit 0	VDD1_SEL[0]	VDD1 level control bit 0	R/W			1



# Byte 30: OE and DFC Control

Byte 1Eh	Name	Control Function	Туре	0	1	PWD
Bit 7	SE1_EN	SE1 output enable control	R/W	disable	enable	1
Bit 6	OE1_fun_sel[1]	OE1 pin function selection bit 1	R/W	11:DFC0	10: SE1_PPS	0
Bit 5	OE1_fun_sel[0]	OE1 pin function selection bit 0	R/W	01: PD#	00: SE1 OE	0
Bit 4		Reserved				1
Bit 3	Reserved			0		
Bit 2	Reserved			0		
Bit 1	DFC_SW_Sel[1]	DFC frequency select bit 1	R/W	00: N0 01: N1 10:N2 11:N3		0
Bit 0	DFC_SW_Sel[0]	DFC frequency select bit 0	R/W	- 00: NO 01: NT 10:NZ 11:N3		0

# Byte 31: Control Register

Byte 1Fh	Name	Control Function	Туре	0	1	PWD
Bit 7		Reserved				1
Bit 6		Reserved				0
Bit 5	Reserved			0		
Bit 4	Reserved			0		
Bit 3	PLL2_3rd_EN_CFG	PLL2_3rd_EN_CFG PLL2 3rd order control 1st order 3rd order				0
Bit 2	PLL2_EN_CH2	PLL2 channel 2 enable control	R/W	disable	enable	1
Bit 1	PLL2_EN_3rdpole PLL2 3rd Pole control R/W disable enable		enable	0		
Bit 0	0 Reserved			0		

# Byte 32: Control Register

Byte 20h	Name	Control Function	Туре	0	1	PWD
Bit 7		Reserved				1
Bit 6		Reserved				0
Bit 5	Reserved			0		
Bit 4	DFC_EN	DFC function control	R/W	disable	enable	0
Bit 3	WD_EN	Watchdog timer control	R/W	disable	enable	0
Bit 2	Timer_sel<1>	Watchdog timer select bit 1	R/W	00: 250ms	01: 500ms	0
Bit 1	Timer_sel<0>	Watchdog timer select bit 0	R/W	10: 2s 11: 4s		0
Bit 0	Alarm_Flag	Alarm Status (Read Only)	R	No alarm	Alarmed	0



# Byte 33: DIFF1 Control Register

Byte 21h	Name	Control Function	Туре	0	1	PWD
Bit 7		Reserved				1
Bit 6		Reserved				0
Bit 5		Reserved				1
Bit 4		Reserved				1
Bit 3	Reserved			0		
Bit 2	THE BURHIVEN I HITTERENTIAL OUTDUT DION-1 AT DOWN I BUW I BUT I I I		output tri-state, bias off	0		
Bit 1	DIFF1_CMOS2_FLIP	Differential 1/2 LVCMOS output control	R/W	DIFF1_B inverted	DIFF1_B non-inverted	0
Bit 0	DIFF2_CMOS2_FLIP	Differential 1/2 LVCMOS output control	R/W	DIFF2_B inverted	DIFF2_B non-inverted	0

# Byte 34: DIFF1 Control Register

Byte 22h	Name	Control Function	Туре	0	1	PWD
Bit 7	DIFF1_CLK_SEL	Differential clock 1 source selection	R/W	DIV1	DIV3	1
Bit 6	Reserved					1
Bit 5	DIFF1_OUTPUT_TYPE[1]	Differential clock 1 type select bit 1	R/W	00: LVMOS 01: Reserved		1
Bit 4	DIFF1_OUTPUT_TYPE[0]	Differential clock 1 type select bit 0	R/W	10: Reserved	11: LPHCSL	1
Bit 3	Reserved			0		
Bit 2	Reserved					1
Bit 1	DIFF1_CMOS_SLEW	Differential clock 1 LVCMOS slew rate control	R/W	normal	strong	0
Bit 0	D1FF1_CMOS2_EN	Differential clock 1 LVCMOS output_B control	R/W	disable	enable	0



# Byte 35: DIFF2 Control Register

Byte 23h	Name	Control Function	Туре	0	1	PWD
Bit 7	DIFF2_CLK_SEL	Differential clock 2 source selection	R/W	DIV1	DIV3	0
Bit 6	Reserved					1
Bit 5	DIFF2_OUTPUT_TYPE[1]	Differential clock 2 type select bit 1	R/W	00: LVMOS 01: Reserved		1
Bit 4	DIFF2_OUTPUT_TYPE[0]	Differential clock 2 type select bit 0	R/W	10: Reserved	11: LPHCSL	1
Bit 3	Reserved					0
Bit 2	Reserved					1
Bit 1	DIFF2_CMOS_SLEW	Differential clock 2 LVCMOS slew rate control	R/W	normal	strong	0
Bit 0	DIFF2_CMOS2_EN	Differential clock 2 LVCMOS output_B control	R/W	disable	enable	0

Byte 36: SE1 and DIV4 control

Byte 24h	Name	Control Function	Туре	0	1	PWD
Bit 7	I2C_PDB	chip power down control bit	R/W	power down	normal	1
Bit 6	Ref_free_run	Reference clock output	R/W	stop	freerun	0
Bit 5		Reserved				0
Bit 4	SE1_Freerun_32K	SE1 clock output default	R/W	32k freerun	B36bit3 control	0
Bit 3	SE1_CLKSEL1	SEL1 output select	R/W	DIV5	DIV4	1
Bit 2	REF_EN	REF output enable	R/W	disable	enable	1
Bit 1	DIV4_CH3_EN	DIV4 channel 3 output control	R/W	disable	enable	0
Bit 0	DIV4_CH2_EN	DIV4 channel 3 output control	R/W	disable	enable	0




# **Package Outline Drawings**

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

www.idt.com/document/psc/20-vfqfpn-package-outline-drawing-30-x-30-x-090-mm-040mm-pitch-165-x-165-mm-epad-ndg20p2

# **Marking Diagrams**



- Line 2 is the truncated part number.
- "-000" denotes un-programmed part. Configuration left blank for user customization.
- "-ddd" denotes dash code.
- "YW" is the last digit of the year and week that the part was assembled.
- "\*\*" denotes lot sequence number.
- "\$" denotes mark code.

## **Ordering Information**

Orderable Part Number	Package	Carrier Type	Temperature
5L35021-000NDGI	3 x 3 mm, 0.4mm pitch 20-QFN	Trays	-40 to +85°C
5L35021-000NDGI8	3 x 3 mm, 0.4mm pitch 20-QFN	Tape and Reel	-40 to +85°C
5L35021-dddNDGI	3 x 3 mm, 0.4mm pitch 20-QFN	Trays	-40 to +85°C
5L35021-dddNDGI8	3 x 3 mm, 0.4mm pitch 20-QFN	Tape and Reel	-40 to +85°C
5L35021B-000NDGI	3 x 3 mm, 0.4mm pitch 20-QFN	Trays	-40 to +85°C
5L35021B-000NDGI8	3 x 3 mm, 0.4mm pitch 20-QFN	Tape and Reel	-40 to +85°C
5L35021B-dddNDGI	3 x 3 mm, 0.4mm pitch 20-QFN	Trays	-40 to +85°C
5L35021B-dddNDGI8	3 x 3 mm, 0.4mm pitch 20-QFN	Tape and Reel	-40 to +85°C



# **Revision History**

Revision Date	Description of Change	
October 4, 2019 Removed comment "VBAT power ramp-up should be same or earlier time than other VDD power rail. Power Group table.		
September 26, 2019	<ul> <li>Updated Supply Voltage values in Absolute Maximum Ratings table.</li> <li>Updated fVCO3 VCO Frequency Range of PLL3 in AC Timing Electrical Characteristics table.</li> <li>Updated VMAX values in Electrical Characteristics - LPHCSL Differential Outputs table.</li> <li>Updated PPS Assertion/Deassertion Timing diagram.</li> <li>Updated Package Outline Drawings section.</li> <li>Added "B" revision orderable part numbers and marking diagrams.</li> </ul>	
November 29, 2017	Updated I <sup>2</sup> C section.	
July 13, 2017	Corrected typo in block diagram.	
June 29, 2017	Initial release.	



Corporate Headquarters 6024 Silver Creek Valley Road

San Jose, CA 95138 USA

www.IDT.com

Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com/go/sales

**Tech Support** 

www.IDT.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.


IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc.. All rights reserved.



# 20-VFQFPN Package Outline Drawing

3.0 x 3.0 x 0.90 mm, 0.40mm Pitch, 1.65 x 1.65 mm Epad NDG20P2, PSC-4179-02, Rev 01, Page 1




- NOTE:
- 1. ALL DIMENSIONS ARE IN MM.
- 2. ALL DIMENSIONIONG AND TOLERANCING CONFORFM TOASME Y14.5-2009
- 3. PIN 1 LOCATION IDENTIFIER IS EITHER BY CHAMFER OR NOTCH



## 20-VFQFPN Package Outline Drawing

3.0 x 3.0 x 0.90 mm, 0.40mm Pitch, 1.65 x 1.65 mm Epad NDG20P2, PSC-4179-02, Rev 01, Page 2



#### RECOMMENDED LAND PATTERN DIMENSION

#### NOTES:

- 1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.
- 2. TOP DOWN VIEW. AS VIEWED ON PCB.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

Package Revision History				
Date Created Rev No. Description				
Sept 13, 2018	Rev 01	Change QFN to VFQFPN		
Mar 30, 2016	Rev 00	Initial Release		