

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



2-Gbit (256-MB) 3.0 V Flash Memory

General Description

The Cypress S70GL02GT 2-Gigabit MirrorBit® Flash memory device is fabricated on 45-nm MirrorBit® Eclipse™ process technology. This device offers a fast page access time of 25 ns with a corresponding random access time of 110 ns. It features a Write Buffer that allows a maximum of 256 words/512 bytes to be programmed in one operation, resulting in faster effective programming time than standard single byte/word programming algorithms. This makes the device an ideal product for today's embedded applications that require higher density, better performance and lower power consumption.

This document contains information for the S70GL02GT device, which is a dual-die stack of two S29GL01GT dies.

For detailed specifications, refer to the discrete die datasheet provided in the below table.

Document	Cypress Document Number
S29GL01GT, S29GL512T Datasheet	002-00247

Distinctive Characteristics

- CMOS 3.0-V Core with Versatile I/O™
- Two 1024 Megabit (S29GL01GT) in a single 64-ball fortified-BGA package (see the S29GL01GT datasheet for full specifications)
- 45 nm MirrorBit Eclipse process technology
- Single supply (V_{CC}) for read/program/erase (2.7 V to 3.6 V)
- Versatile I/O feature
 - Wide I/O voltage (V $_{\rm IO}$): 1.65 V to V $_{\rm CC}$
- ×8 and ×16 data bus
- 16-word/32-byte page read buffer
- 512-byte programming buffer
 - Programming in page multiples, up to a maximum of 512 bytes
- Sector erase
 - Uniform 128-KB sectors
 - S70GL02GT: 2048 sectors
- Suspend and Resume commands for Program and Erase operations

- Status Register, Data Polling, and Ready/Busy pin methods to determine device status
- Advanced Sector Protection (ASP)
 - Volatile and nonvolatile protection methods for each sector
- Separate 1024-bye One Time Program (OTP) array with two lockable regions
 - Each device supports Common Flash Interface (CFI)
- WP# input
 - Protects the last sector of the device, regardless of sector protection settings
- Temperature range/grade
 - Industrial (-40 °C to +85 °C)
 - Industrial Plus (–40 °C to +105 °C)
 - Automotive, AEC-Q100 Grade 3 (-40 °C to +85 °C)
 - Automotive, AEC-Q100 Grade 2 (–40 °C to +105 °C)
- 100,000 Program-Erase cycles
- 20-year data retention
- Packaging options
 - 64-ball LSH fortified BGA, 13 mm × 11 mm



Performance Characteristics

Max Read Access Times (ns)

Parameter	2 (Gb	
Random Access Time (t _{ACC})	110	120	
Page Access Time (t _{PACC})	20	30	
CE# Access Time (t _{CE})	110	120	
OE# Access Time (t _{OE}) 25 35			
Note Access times are dependent on V _{IO} operating ranges. See Ordering			

Typical Program and Erase Rates

Operation	-40 °C to +85 °C	−40 °C to +105 °C	
Buffer Programming (512 bytes)	1.114 MBps	1.14 MBps	
Sector Erase (128 KB)	245 KBps	245 KBps	

Maximum Current Consumption

Operation	−40 °C to +85 °C	–40 °C to +105 °C
Active Read at 5 MHz, 30 pF	60 mA	60 mA
Program	100 mA	100 mA
Erase	100 mA	100 mA
Standby	200 μΑ	400 μΑ



Contents

1. 1.1	Ordering Information	
2.	Input/Output Descriptions and Logic Symbol	6
3.	Block Diagram	7
3.1	Special Handling Instructions for BGA Package	8
3.2	LSH064 — 64 ball Fortified Ball Grid Array, 13 x 11 mm	
4.	Memory Map	10
5.	Autoselect	10
6.	DC Characteristics	11
7.	BGA Package Capacitance	13
8.	Thermal Resistance	13

9.	Data Integrity	13
9.1	Erase Endurance	13
9.2	Data Retention	13
10.	Device ID and Common Flash Interfact (ID-CFI) ASO Map	
11.	Other Resources	20
11.1	Cypress Flash Memory Roadmap	20
11.2	Links to Software	20
11.3	Links to Application Notes	20
12.	Revision History	21
Doc	ument History Page	21
Sale	s, Solutions, and Legal Information	22
,	Worldwide Sales and Design Support	22
	Products	22
	PSoC® Solutions	22
	Cypress Developer Community	22
	Technical Support	22



1. Ordering Information

1.1 Recommended Combinations

Table 1 lists various configurations planned to be available in volume. This table will be updated when new combinations are released. Check with your local sales representative to confirm availability of specific configurations not listed here or to check on newly released combinations.

Valid Combinations Standard Grade

Table 1. S29GL-T Valid Combinations

Base OPN	Speed (ns)	Package and Temperature	Model Number	Packing Type	Ordering Part Number (x = Packing Type)
			01		S70GL02GT11FHI01x S70GL02GT11FHV01x S70GL02GT11FAI01x
			02		S70GL02GT11FHI02x
	110	110 FHI, FHV, FAI ^[1]			S70GL02GT11FAI02x
	70GL02GT			0, 3 ^[2]	S70GL02GT11FHV02x
S70GL02GT			03		S70GL02GT11FAI03x
			04		04 \$70GL02GT11FAI04x V1 \$70GL02GT12FHIV1x \$70GL02GT12FHVV1x \$70GL02GT12FHVV1x
		120	V2		S70GL02GT12FHIV2x
			V2	S70GL02GT12FHVV2x	

Notes

- 1. BGA package marking omits leading "S70" and packing type designator from ordering part number.
- 2. Packing Type "0" is standard option.

Valid Combinations — Automotive Grade / AEC-Q100

Table 2 lists configurations that are Automotive Grade/AEC-Q100 qualified and are planned to be available in volume. This table will be updated when new combinations are released. Consult your local sales representative to confirm availability of specific combinations and to check on newly released combinations.

Production Part Approval Process (PPAP) support is only provided for AEC-Q100 grade products.

Products to be used in end-use applications that require ISO/TS-16949 compliance must be AEC-Q100 grade products in combination with PPAP. Non–AEC-Q100 grade products are not manufactured or documented in full compliance with ISO/TS-16949 requirements. AEC-Q100 grade products are also offered without PPAP support for end-use applications that do not require ISO/TS-16949 compliance.


Table 2. S29GL-T Valid Combinations

Base OPN	Speed (ns)	Package and Temperature	Model Number	Packing Type	Ordering Part Number (x = Packing Type)
		01		S70GL02GT11FHA01x S70GL02GT11FHB01x	
	110		02	S70GL02GT11FHA02x	
S70GL02GT				0, 3 ^[4]	S70GL02GT11FHB02x
370GL02G1		FHA, FHB ^[3]	V1	0, 3	S70GL02GT12FHAV1x S70GL02GT12FHBV1x
	120		V2		S70GL02GT12FHAV2x
				S70GL02GT12FHBV2x	

- 3. BGA package marking omits leading "S70" and packing type designator from ordering part number.
- Packing Type "0" is standard option.



The ordering part number is formed by a valid combination of the following:





2. Input/Output Descriptions and Logic Symbol

Table 3 identifies the input and output package connections provided on the device.


Table 3. Input/Output Descriptions

Symbol	Туре	Description
DQ14-DQ0	I/O	Data inputs and outputs.
DQ15/A-1	Input/Output	DQ15: Data inputs and outputs.
DQ15/A-1	input/Output	A-1: LSB address input in byte mode.
CE#	Input	Chip Enable. At $V_{\rm IL}$, selects the device for data transfer with the host memory controller.
OE#	Input	Output Enable. At V_{IL} , causes outputs to be actively driven. At V_{IH} , causes outputs to be high impedance (High-Z).
WE#	Input	Write Enable. At $V_{\rm IL}$, indicates data transfer from the host to device. At $V_{\rm IH}$, indicates data transfer is from the device to host.
A26-A0	Input	Address lines for S29GL02GT.
V _{CC}	Supply	Core power supply.
V _{IO}	Supply	Versatile I/O power supply.
V _{SS}	Supply	Power supplies ground.
RY/BY#	Output — open drain	Ready/Busy. Indicates whether an Embedded Algorithm is in progress or complete. At V_{IL} , the device is actively engaged in an embedded algorithm such as erasing or programming. At High-Z, the device is ready for read or a new command write — requires an external pull-up resistor to detect the High-Z state. Multiple devices may have their RY/BY# outputs tied together to detect when all devices are ready.
BYTE#	Input	Selects data bus width. At $V_{\rm IL}$, the device is in byte configuration and data I/O pins DQ7-DQ0 are active and DQ15/A-1 becomes the LSB address input. At $V_{\rm IH}$, the device is in word configuration and data I/O pins DQ15-DQ0 are active.
RESET#	Input	Hardware Reset. At $V_{\rm IL}$, causes the device to reset control logic to its standby state, ready for reading array data.
WP#	Input	Write Protect. At $V_{\rm IL}$, disables program and erase functions in the highest address 64-kword (128-KB) sector of the device. At $V_{\rm IH}$, the sector is not protected. WP# has an internal pull-up; When unconnected WP# is at $V_{\rm IH}$.
NC	No Connect	Not Connected internally. The pin/ball location may be used in the printed circuit board (PCB) as part of a routing channel.
DNU	Reserved	Do Not Use. Reserved for use by Cypress. The pin/ball is connected internally. The input has an internal pull-down resistance to V_{SS} . The pin/ball can be left open or tied to V_{SS} on the PCB.
RFU	No Connect	Reserved for Future Use. Not currently connected internally but the pin/ball location should be left unconnected and unused by the PCB routing channel for future compatibility. The pin/ball may be used by a signal in the future.



3. Block Diagram

Figure 1. Block Diagram for 2 x GL01GT (Highest Address Sector Protected)






3.1 Special Handling Instructions for BGA Package

Special handling is required for flash memory products in BGA packages.

Flash memory devices in BGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150 °C for prolonged periods of time.

Figure 2. 64-ball Fortified Ball Grid Array

Top View, Balls Facing Down



^{5.} Ball E1, Do Not Use (DNU), a device internal signal is connected to the package connector. The connector may be used by Cypress for test or other purposes and is not intended for connection to any host system signal. Do not use these connections for PCB Signal routing channels. Though not recommended, the ball can be connected to V_{CC} or V_{SS} through a series resistor.


6. Balls C1, D1, E1, G1: Reserved for Future Use (RFU).

7. Balls A1, A8, H1, H8: No Connect (NC).



3.2 LSH064 — 64 ball Fortified Ball Grid Array, 13 x 11 mm

Figure 3. LSH064—64-ball Fortified Ball Grid Array (FBGA), 13 x 11 mm



0.450		DIMENSIONS	
SYMBOL	MIN.	NOM.	MAX.
Α	-	-	1.40
A1	0.40	-	-
D		13.00 BSC	
E		11.00 BSC	
D1	7.00 BSC		
E1	7.00 BSC		
MD	8		
ME	8		
N		64	
Ø b	0.50	0.60	0.70
eD	1.00 BSC		
eE	1.00 BSC		
SD	0.50 BSC		
SE	0.50 BSC		

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- 6 "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

 WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW,
 "SD" OR "SE" = 0.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER $$\operatorname{\textsc{BALLS}}$.$



4. Memory Map

The S70GL02GT consist of uniform 64 kword (128-KB) sectors organized as shown in Table 4.

Table 4. S70GL02GT Sector and Memory Address Map

Uniform Sector Size	Sector Count	Sector Range	Address Range (16-bit)	Notes
		SA00	0000000h-000FFFFh	Sector Starting Address
64 kword/128 KB	2048	:	:	
		SA2047	7FF0000H-7FFFFFh	Sector Ending Address

Note

5. Autoselect

Table 5 provides the device identification codes for S70GL02GT. For more information on the autoselect function, refer to the S29GL-S datasheet (Cypress publication number 002-00247).

Table 5. Autoselect Addresses in System

Description	Address	Read Data (word/byte mode)
Manufacturer ID	(Base) + 00h	0001h
Device ID, Word 1	(Base) + 01h	227Eh
Device ID, Word 2	(Base) + 0Eh	2248h
Device ID, Word 3	(Base) + 0Fh	2201h
		For S70GL02GT highest address sector protect:
Secure Device Verify	(Base) + 03h	XX3Fh = Not Factory Locked
		XXBFh = Factory Locked
Sector Protect Verify	(SA) + 02h	xx01h/01h = Locked, xx00h/00h = Unlocked

^{8.} This table has been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA001-SA2046) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 KB sectors have the pattern xxx0000h-xxxFFFFh.



DC Characteristics

Table 6. DC Characteristics (-40°C to +85°C)

Parameter	Description	Test Conditions		Min	Typ ^[10]	Max	Unit
			All Others	-	±0.04	±2.0	
I _{LI}	Input load current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ max	WP#, BYTE#	-	±1.0	±4.0	μA
I _{LO}	Output leakage current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ max		_	±0.04	±2.0	μΑ
I _{CC4}	V _{CC} standby current	CE#, RESET#, OE# = V_{IH} , V_{IH} = V_{IO} V_{IL} = V_{SS} , V_{CC} = V_{CC} max		_	140	200	μA
I _{CC5}	V _{CC} Reset Current ^[10, 15]	$CE\# = V_{IH}$, RESET# = V_{IL} , $V_{CC} = V_{CC}$ max		-	20	40	mA
lass	Automatic Sleep Mode ^[11]	$V_{IH} = V_{IO}, V_{IL} = V_{SS},$ $V_{CC} = V_{CC} \text{ max, } t_{ACC} + 30 \text{ ns}$		-	6	12	mA
ICC6	Automatic Greek Mode.	$V_{IH} = V_{IO}, V_{IL} = V_{SS},$ $V_{CC} = V_{CC} \text{ max, } t_{ASSB}$		-	200	300	μA
I _{CC7}	V _{CC} Current during power up ^[10, 14]	RESET# = V_{IO} , CE# = V_{IO} , OE# = V_{IO} , V_{CC} = V_{CC} max,		_	106	160	mA

- 9. I_{CC} active while Embedded Algorithm is in progress.
- 10. Not 100% tested.
- 11. Automatic sleep mode enables the lower power mode when addresses remain stable for a designated time.

- 12. V_{IO} = 1.65 V to V_{CC} or 2.7 V to V_{CC} depending on the model.

 13. V_{CC} = 3 V and V_{IO} = 3 V or 1.8 V. When V_{IO} is at 1.8 V, I/O pins cannot operate at >1.8 V.

 14. During power-up there are spikes of current demand, the system needs to be able to supply this current to insure the part initializes correctly.

 ^{15.} If an embedded operation is in progress at the start of reset, the current consumption will remain at the embedded operation specification until the embedded operation is stopped by the reset. If no embedded operation is in progress when reset is started, or following the stopping of an embedded operation, I_{CC7} will be drawn during the remainder of t_{RPH}. After the end of t_{RPH} the device will go to standby mode until the next read or write.
 16. For all other DC current values, refer to the S29GL01GT/S29GL512T datasheet.



Table 7. DC Characteristics (-40 °C to +105 °C)

Parameter	Description	Test Conditions		Min	Typ ^[18]	Max	Unit
			All Others	_	±0.04	±2.0 / ±20.0 ^[25]	
l _{L1}	Input load current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ max	WP#, BYTE#	_	±1.0	±4.0 / ±20.0 ^[25]	μA
I _{LO}	Output leakage current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ max		-	±0.04	±2.0	μA
I _{CC4}	VCC standby current	CE#, RESET#, OE# = V_{IH} , V_{IH} = V_{IO} V_{IL} = V_{SS} , V_{CC} = V_{CC} max		-	140	400	μΑ
I _{CC5}	V _{CC} reset current ^[18, 23]	$CE\# = V_{IH}$, RESET# = V_{IL} , $V_{CC} = V_{CC}$ max		-	20	40	mA
lass	Automatic Sleep Mode[19]	$V_{IH} = V_{IO}, V_{IL} = V_{SS},$ $V_{CC} = V_{CC} \text{ max, } t_{ACC} + 30 \text{ ns}$		-	6	12	mA
ICC6	Automatic Sleep Wode	$V_{IH} = V_{IO}, V_{IL} = V_{SS},$ $V_{CC} = V_{CC} \text{ max, } t_{ASSB}$		-	200	400	μΑ
I _{CC7}	V _{CC} current during power up ^[18, 22]	RESET# = V_{IO} , CE# = V_{IO} , OE# = V_{IO} , V_{CC} = V_{CC} max,		_	106	160	mA

- $17.\,I_{\hbox{\scriptsize CC}}$ active while Embedded Algorithm is in progress. 18. Not 100% tested.

- Not 100% tested.
 Automatic sleep mode enables the lower power mode when addresses remain stable for a designated time.
 V_{IO} = 1.65 V to V_{CC} or 2.7 V to V_{CC} depending on the model.
 V_{CC} = 3 V and V_{IO} = 3.65 V or 1.8 V. When V_{IO} is at 1.8 V, I/O pins cannot operate at >1.8 V.
 During power-up there are spikes of current demand, the system needs to be able to supply this current to ensure that the part initializes correctly.
 If an embedded operation is in progress at the start of reset, the current consumption will remain at the embedded operation specification until the embedded operation is stopped by the reset. If no embedded operation is in progress when reset is started, or following the stopping of an embedded operation, I_{CC7} will be drawn during the remainder of t_{RPH}. After the end of t_{RPH} the device will go to standby mode until the next read or write.
 For all other DC current values, refer to the S29GL01GT/S29GL512T datasheet.
 For S70GL02GT11FHB02x S70GL02GT12FHBV1x and S70GL02GT12FHBV2x devices
- 25. For S70GL02GT11FHB02x, S70GL02GT12FHBV1x, and S70GL02GT12FHBV2x devices.



7. BGA Package Capacitance

Table 8. BGA Package Capacitance

Parameter Symbol	Parameter Description	Тур	Max	Unit
C _{IN}	Input capacitance	9	11	pF
C _{OUT}	Output capacitance	7	9	pF
A26	Highest order address	5	6	pF
CE#	Separated control pin	4	5	pF
OE#	Separated control pin	4	5	pF
WE#	Separated control pin	7	8	pF
WP#	Separated control pin	5	6	pF
RESET#	Separated control pin	39	41	pF
RY/BY#	Separated control pin	4	5	pF

Notes

26. Sampled, not 100% tested.

27. Test conditions $T_A = 25$ °C, f = 1.0 MHz.

8. Thermal Resistance

Table 9. Thermal Resistance

Parameter Description		LSH064	Unit
Theta JA	Thermal resistance (junction to ambient)	29	°C/W

9. Data Integrity

9.1 Erase Endurance

Table 10. Erase Endurance

Parameter	Minimum	Unit
Program/Erase cycles per main flash array sectors	100K	P/E cycle
Program/Erase cycles per PPB array or nonvolatile register array ^[28]	100K	P/E cycle

Note

28. Each write command to a nonvolatile register causes a P/E cycle on the entire nonvolatile register array. OTP bits and registers internally reside in a separate array that is not P/E cycled.

9.2 Data Retention

Table 11. Data Retention

Parameter	Test Conditions	Minimum Time	Unit
	1K Program/Erase Cycles	20	Years
Data Retention Time	10K Program/Erase Cycles	2	Years
	100K Program/Erase Cycles	0.2	Years

Contact Cypress Sales or an FAE representative for additional information regarding data integrity.



10. Device ID and Common Flash Interface (ID-CFI) ASO Map

The Device ID portion of the ASO (word locations 0h to 0Fh) provides manufacturer ID, device ID, Sector Protection State, and basic feature set information for the device.

ID-CFI Location 02h displays sector protection status for the sector selected by the sector address (SA) used in the ID-CFI enter command. To read the protection status of more than one sector it is necessary to exit the ID ASO and enter the ID ASO using the new SA. The access time to read location 02h is always t_{ACC} and a read of this location requires CE# to go High before the read and return Low to initiate the read (asynchronous read access). Page mode read between location 02h and other ID locations is not supported. Page mode read between ID locations other than 02h is supported.

Table 12. ID (Autoselect) Address Map

Description	Address (x16)	Address (x8)	Read Data
Manufacture ID	(SA) + 0000h	(SA) + 0000h	0001h
Device ID	(SA) + 0001h	(SA) + 0002h	227Eh
Protection Verification	(SA) + 0002h	(SA) + 0004h	Sector Protection State (1 = Sector protected, 0 = Sector unprotected). To read a different SA protection state only a new SA needs to be given.
Indicator Bits	(SA) + 0003h	(SA) + 0006h	For S70GL02Gt highest address sector protect: XX3Fh = Not Factory Locked XXBFh = Factory Locked For S70GL02GT lowest address sector protect: XX2Fh = Not Factory Locked XXAFh = Factory Locked DQ15-DQ08 = 1 (Reserved) DQ7 - Factory Locked Secure Silicon Region 1 = Locked 0 = Not Locked DQ6 - Customer Locked Secure Silicon Region 1 = Locked 0 = Not Locked DQ5 = 1 (Reserved) DQ4 - WP# Protects 0 = lowest address Sector 1 = highest address Sector DQ3 - DQ0 = 1 (Reserved)
	(SA) + 0004h	(SA) + 0008h	Reserved
	(SA) + 0005h	(SA) + 000Ah	Reserved
	(SA) + 0006h	(SA) + 000Ch	Reserved
RFU	(SA) + 0007h	(SA) + 000Eh	Reserved
REU	(SA) + 0008h	(SA) + 0010h	Reserved
	(SA) + 0009h	(SA) + 0012h	Reserved
	(SA) + 000Ah	(SA) + 0014h	Reserved
	(SA) + 000Bh	(SA) + 0016h	Reserved



Table 12. ID (Autoselect) Address Map (Continued)

Description	Address (x16)	Address (x8)	Read Data
Lower Software Bits	(SA) + 000Ch	(SA) + 0018h	Bit 0 - Status Register Support 1 = Status Register Supported 0 = Status Register not supported Bit 1 - DQ polling Support 1 = DQ bits polling supported 0 = DQ bits polling not supported Bit 3-2 - Command Set Support 11 = reserved 10 = reserved 01 = Reduced Command Set 00 = Classic Command set Bits 4-15 - Reserved = 0
Upper Software Bits	(SA) + 000Dh	(SA) + 001Ah	Reserved
Device ID	(SA) + 000Eh	(SA) + 001Ch	2248h = 2 Gb
Device ID	(SA) + 000Fh	(SA) + 000Eh	2201h

Table 13. CFI Query Identification String

Word Address	Data	Description
(SA) + 0010h (SA) + 0011h (SA) + 0012h	0051h 0052h 0059h	Query Unique ASCII string "QRY"
(SA) + 0013h (SA) + 0014h	0002h 0000h	Primary OEM Command Set
(SA) + 0015h (SA) + 0016h	0040h 0000h	Address for Primary Extended Table
(SA) + 0017h (SA) + 0018h	0000h 0000h	Alternate OEM Command Set (00h = none exists)
(SA) + 0019h (SA) + 001Ah	0000h 0000h	Address for Alternate OEM Extended Table (00h = none exists)



Table 14. CFI System Interface String

Word Address	Data	Description	
(SA) + 001Bh	0027h	V _{CC} Min (erase/program) (D7-D4: volts, D3-D0: 100 mV)	
(SA) + 001Ch	0036h	V _{CC} Max (erase/program) (D7-D4: volts, D3-D0: 100 mV)	
(SA) + 001Dh	0000h	V _{PP} Min voltage (00h = no V _{PP} pin present)	
(SA) + 001Eh	0000h	V _{PP} Max voltage (00h = no V _{PP} pin present)	
(SA) + 001Fh	0008h	Typical timeout per single word write 2 ^N μs	
(SA) + 0020h	0009h	Typical timeout for max multi-byte program, 2 ^N μs (00h = not supported)	
(SA) + 0021h	000Ah	Typical timeout per individual block erase 2 ^N ms	
(SA) + 0022h	0015h (2 Gb)	Typical timeout for full chip erase 2 ^N ms (00h = not supported)	
(SA) + 0023h	0002h (85°C) 0003h (105°C)	Max timeout for single word write 2 ^N times typical	
(SA) + 0024h	0001h (85°C) 0002h (105°C)	Max timeout for buffer write 2 ^N times typical	
(SA) + 0025h	0002h	Max timeout per individual block erase 2 ^N times typical	
(SA) + 0026h	0002h	Max timeout for full chip erase 2^N times typical (00h = not supported)	



Table 15. CFI Device Geometry Definition

Word Address	Data	Description
(SA) + 0027h	001Ch (2 Gb)	Device Size = 2 ^N byte
(SA) + 0028h	0002h	- Flash Device Interface Description 0 = x8-only, 1 = x16-only, 2 = x8/x16 capable
(SA) + 0029h	0000h	- Plasti Device interface Description 0 - xo-only, 1 - x 10-only, 2 - xo/x 10 capable
(SA) + 002Ah	0009h	Max. number of byte in multi-byte write = 2 ^N
(SA) + 002Bh	0000h	(00 = not supported)
(SA) + 002Ch	0001h	Number of Erase Block Regions within device 1 = Uniform Device, 2 = Boot Device
(SA) + 002Dh	00FFh	
(SA) + 002Eh	0007h	Erase Block Region 1 Information (refer to JEDEC JESD68-01 or JEP137
(SA) + 002Fh	0000h	specifications)
(SA) + 0030h	0002h]
(SA) + 0031h	0000h	
(SA) + 0032h	0000h	- Erase Block Region 2 Information (refer to CFI publication 100)
(SA) + 0033h	0000h	- Liase block region 2 information (refer to or i publication 100)
(SA) + 0034h	0000h]
(SA) + 0035h	0000h	
(SA) + 0036h	0000h	
(SA) + 0037h	0000h	- Erase block Region 3 information (refer to GF) publication 100)
(SA) + 0038h	0000h]
(SA) + 0039h	0000h	
(SA) + 003Ah	0000h	- - Erase Block Region 4 Information (refer to CFI publication 100)
(SA) + 003Bh	0000h	- Erase block Region 4 Information (refer to OF)
(SA) + 003Ch	0000h]
(SA) + 003Dh	FFFFh	
(SA) + 003Eh	FFFFh	Reserved
(SA) + 003Fh	FFFFh	



Table 16. CFI Primary Vendor-Specific Extended Query

Word Address	Data	Description
(SA) + 0040h	0050h	
(SA) + 0041h	0052h	Query-unique ASCII string "PRI"
(SA) + 0042h	0049h	
(SA) + 0043h	0031h	Major version number, ASCII
(SA) + 0044h	0035h	Minor version number, ASCII
(SA) + 0045h	0024h	Address Sensitive Unlock (Bits 1-0) 00b = Required 01b = Not Required Process Technology (Bits 5-2) 0000b = 0.23 pm Floating Gate 0010b = 0.17 pm Floating Gate 0010b = 0.23 pm MirrorBit 0011b = 0.13 pm Floating Gate 0100b = 0.11 pm MirrorBit 0101b = 0.09 pm Floating Gate 0110b = 0.09 pm Floating Gate 0110b = 0.09 pm MirrorBit 0111b = 0.065 pm MirrorBit Eclipse 1000b = 0.065 pm MirrorBit 1001b = 0.045 pm MirrorBit
(SA) + 0046h	0002h	Erase Suspend 0 = Not Supported 1 = Read Only 2 = Read and Write
(SA) + 0047h	0001h	Sector Protect 00 = Not Supported X = Number of sectors in smallest group
(SA) + 0048h	0000h	Temporary Sector Unprotect 00 = Not Supported 01 = Supported
(SA) + 0049h	0008h	Sector Protect/Unprotect Scheme 04 = High Voltage Method 05 = Software Command Locking Method 08 = Advanced Sector Protection Method
(SA) + 004Ah 0000h Simultaneous Operation 00 = Not Supported X = Number of banks		00 = Not Supported
(SA) + 004Bh	(SA) + 004Bh	
(SA) + 004Ch	0003h	Page Mode Type 00 = Not Supported 01 = 4 Word Page 02 = 8 Word Page 03=16 Word Page



Table 16. CFI Primary Vendor-Specific Extended Query (Continued)

Word Address	Data	Description		
(SA) + 004Dh	00B5h	ACC (Acceleration) Supply Minimum 00 = Not Supported D7-D4: Volt D3-D0: 100 mV		
(SA) + 004Eh	00C5h	ACC (Acceleration) Supply Maximum 00 = Not Supported D7-D4: Volt D3-D0: 100 mV		
(SA) + 004Fh	0005h (Top)	WP# Protection 00h = Flash device without WP Protect (No Boot) 01h = Eight 8 KB Sectors at top and bottom with WP (Dual Boot) 02h = Bottom Boot Device with WP Protect (Bottom Boot) 03h = Top Boot Device with WP Protect (Top Boot) 04h = Uniform, Bottom WP Protect (Uniform Bottom Boot) 05h = Uniform, Top WP Protect (Uniform Top Boot) 06h = WP Protect for all sectors 07h = Uniform, top or bottom WP Protect		
(SA) + 0050h	0001h	Program Suspend 00 = Not Supported 01 = Supported		
(SA) +0051h	0002h	Unlock Bypass 00 = Not Supported 01 = Supported		
(SA) + 0052h	0009h	Secured Silicon Sector (Customer OTP Area) Size 2 ^N (bytes)		
(SA) + 0053h	008Fh	Software Features bit 0: status register polling (1 = supported, 0 = not supported) bit 1: DQ polling (1 = supported, 0 = not supported) bit2:newprogramsuspend/resume.commands(1=supported,0=notsupported) bit 3: word programming (1 = supported, 0 = not supported) bit 4: bit-field programming (1 = supported, 0 = not supported) bit 5: autodetect programming (1 = supported, 0 = not supported) bit 6: RFU bit 7: multiple writes per Line (1 = supported, 0 = not supported)		
(SA) + 0054h	0005h	Page Size = 2 ^N bytes		
(SA) + 0055h	0006h	Erase Suspend Timeout Maximum < 2 ^N (μs)		
(SA) + 0056h	0006h	Program Suspend Timeout Maximum < 2 ^N (μs)		
(SA) + 0057h to (SA) + 0077h	FFFFh	Reserved		
(SA) + 0078h	0006h	Embedded Hardware Reset Timeout Maximum < 2 ^N (µs) Reset with Reset Pin		
(SA) + 0079h	0009h	Non-Embedded Hardware Reset Timeout Maximum < 2 ^N (µs) Power on Reset		



11. Other Resources

11.1 Cypress Flash Memory Roadmap

www.cypress.com/product-roadmaps/cypress-flash-memory-roadmap

11.2 Links to Software

www.cypress.com/software-and-drivers-cypress-flash-memory

11.3 Links to Application Notes

www.cypress.com/appnotes



12. Revision History

Document History Page

Document Title: S70GL02GT, 2-Gbit (256-MB) 3.0 V Flash Memory Document Number: 002-13915					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	5415485	NFB	08/26/2016	Initial release	
*A	5441037	NFB	10/21/2016	Updated Section 7. BGA Package Capacitance on page 13. Added Section 8. Thermal Resistance on page 13. Added Section 9. Data Integrity on page 13. Added Section 11. Other Resources on page 20.	
*B	5662187	ECAO	03/16/2017	Added 02, V2 model numbers to Section 1.1 Recommended Combinations on page 4.	
*C	5682405	SZZX	04/05/2017	Updated Part number tables. Updated Cypress logo. Updated Sales page.	
*D	5954865	NFB	11/02/2017	Updated Section 1. Ordering Information on page 4.	
*E	6061895	PRIT	02/13/2018	Updated Sales page. Updated Table 7 on page 12.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2016-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and the countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-13915 Rev. *E Revised February 13, 2018 Page 22 of 22