

### APS12205, APS12215, and APS12235

### High-Temperature Hall-Effect Latches for Low Voltage Applications

#### **FEATURES AND BENEFITS**

- Optimized for applications with regulated power rails 

  □ Operation from 2.8 to 5.5 V
- · AEC-Q100 automotive qualified
- Operation up to 175°C junction temperature
- Dynamic offset cancellation
   Resistant to physical stress
   Superior temperature stability
- Symmetrical latch switchpoints
- Output short-circuit protection
- Solid-state reliability
- · Industry-standard packages and pinouts

#### **PACKAGES:**

Not to scale



3-pin SIP (suffix UA)


#### DESCRIPTION

The APS12205, APS12215, and APS12235 Hall-effect sensor ICs are extremely temperature-stable and stress-resistant devices especially suited for operation over extended junction temperature ranges up to 175°C. Superior high-temperature performance is made possible through dynamic offset cancellation, which reduces the residual offset voltage normally caused by device overmolding, temperature dependencies, and thermal stress.

The single silicon chip includes: a Hall plate, small signal amplifier, chopper stabilization, Schmitt trigger, and a short-circuit-protected open-drain output. A south pole of sufficient strength turns the output on; a north pole of sufficient strength is necessary to turn the output off. For applications requiring operation from greater than 5.5 V or operation directly from a battery, refer to the A1220, A1221, or A1223.

Two package styles provide a choice of through-hole or surface mounting. Package type LH is a modified 3-pin SOT23W surface-mount package, while UA is a three-pin ultramini SIP for through-hole mounting. Both packages are lead (Pb) free, with 100% matte-tin-plated leadframes.

#### **Functional Block Diagram**



#### **SELECTION GUIDE**

Part Number	Packing <sup>[1]</sup>	Mounting	Branding	Ambient, T <sub>A</sub>	B <sub>RP</sub> (Min)	B <sub>OP</sub> (Max)
APS12205ELHALX	13-in. reel, 10000 pieces/reel	3-pin SOT23W surface mount	A04	–40°C to 85°C	-40 G	40 G
APS12205ELHALT <sup>[2]</sup>	7-in. reel, 3000 pieces/reel	3-pin SOT23W surface mount	A04	-40 C to 65 C		
APS12205LLHALX	13-in. reel, 10000 pieces/reel	3-pin SOT23W surface mount	A04			
APS12205LLHALT <sup>[2]</sup>	7-in. reel, 3000 pieces/reel	3-pin SOT23W surface mount	A04	–40°C to 150°C		
APS12205LUAA	Bulk, 500 pieces/bag	3-pin SIP through hole	A18			
APS12215LLHALX	13-in. reel, 10000 pieces/reel	3-pin SOT23W surface mount	A01			
APS12215LLHALT <sup>[2]</sup>	7-in. reel, 3000 pieces/reel	3-pin SOT23W surface mount	A01	–40°C to 150°C	-90 G	90 G
APS12215LUAA	Bulk, 500 pieces/bag	3-pin SIP through hole	A03			
APS12235LLHALX	13-in. reel, 10000 pieces/reel	3-pin SOT23W surface mount	A35			
APS12235LLHALT <sup>[2]</sup>	7-in. reel, 3000 pieces/reel	3-pin SOT23W surface mount	A35	–40°C to 150°C	–180 G	180 G
APS12235LUAA	Bulk, 500 pieces/bag	3-pin SIP through hole	A36			

<sup>[1]</sup> Contact Allegro for additional packing options.






#### **ABSOLUTE MAXIMUM RATINGS**

Characteristic	Symbol	Notes	Rating	Units
Forward Supply Voltage V <sub>CC</sub>			6	V
Reverse Supply Voltage	V <sub>RCC</sub>		-0.3	V
Output Off Voltage	V <sub>OUT</sub>		6	V
Output Current	I <sub>OUT</sub>	Through short-circuit current limiting device.	60	mA
Mariania lunation Tournaudium	T (*****)		165	°C
Maximum Junction Temperature	T <sub>J</sub> (max)	For 1000 hours.	175	°C
Storage Temperature	T <sub>stg</sub>		-65 to 170	°C




<sup>[2]</sup> Available through authorized Allegro distributors only.

#### PINOUT DIAGRAMS AND TERMINAL LIST TABLE







Package UA

#### **Terminal List**

		Number		
Name	Description	Package LH	Package UA	
VCC	Connects power supply to chip	1	1	
VOUT	Output from circuit	2	3	
GND	Ground	3	2	



**ELECTRICAL CHARACTERISTICS:** Valid over full operating voltage and ambient temperature range, unless otherwise noted

Characteristics	Symbol	Test Conditions	Min.	Typ.[1]	Max.	Unit <sup>[2]</sup>
ELECTRICAL CHARACTERISTICS	ELECTRICAL CHARACTERISTICS					
Forward Supply Voltage	V <sub>CC</sub>	Operating, T <sub>J</sub> < 175°C	2.8	_	5.5	V
Supply Current	I <sub>cc</sub>	V <sub>CC</sub> = 5.5 V	_	2	4	mA
Output Leakage Current	I <sub>OUTOFF</sub>	V <sub>OUT</sub> = 5.5 V, B < B <sub>RP</sub>	_	_	10	μΑ
Output Saturation Voltage	V <sub>OUT(SAT)</sub>	I <sub>OUT</sub> = 5 mA, B > B <sub>OP</sub>	_	50	500	mV
Output Current	I <sub>OUT</sub>	Recommended value used during characterization	_	5	_	mA
Output Short-Circuit Current Limit	I <sub>OM</sub>	B > B <sub>OP</sub>	30	_	60	mA
Power-On Time [3]	t <sub>ON</sub>	$V_{CC} \ge 2.8 \text{ V, B} < B_{RP}(\text{min}) - 10 \text{ G,}$ B > B <sub>OP</sub> (max) + 10 G	-	_	25	μs
Power-On State, Output <sup>[3]</sup>	POS	$V_{CC} \ge V_{CC}(min), t < t_{ON}$		Low		_
Chopping Frequency	f <sub>C</sub>		_	800	_	kHz
Output Rise Time [3][4]	t <sub>r</sub>	$R_{PULL-UP} = 1 \text{ k}\Omega, C_L = 20 \text{ pF}$	_	0.2	2	μs
Output Fall Time [3][4]	t <sub>f</sub>	$R_{PULL-UP} = 1 \text{ k}\Omega, C_L = 20 \text{ pF}$	_	0.1	2	μs
MAGNETIC CHARACTERISTICS						
		APS12205	5	22	40	G
Operate Point	B <sub>OP</sub>	APS12215	15	50	90	G
		APS12235	100	150	180	G
		APS12205	-40	-22	-5	G
Release Point	B <sub>RP</sub>	APS12215	-90	-50	-15	G
		APS12235	-180	-150	-100	G
	B <sub>HYS</sub>	APS12205	10	45	80	G
Hysteresis		APS12215 (B <sub>OP</sub> – B <sub>RP</sub> )	30	100	180	G
		APS12235	200	300	360	G

 $<sup>^{[1]}</sup>$  Typical data are are at  $T_A$  = 25  $^{\circ}$ C and  $V_{CC}$  = 5 V, and are for initial design estimations only.




<sup>[2] 1</sup> G (gauss) = 0.1 mT (millitesla).

<sup>[3]</sup> Guaranteed by device design and characterization.


 $<sup>^{[4]}</sup>$   $C_L$  = oscilloscope probe capacitance.

THERMAL CHARACTERISTICS: May require derating at maximum conditions; see application information

Characteristic	Symbol	Test Conditions		Units
Package Thermal Resistance		Package LH, 1-layer PCB with copper limited to solder pads		°C/W
	$R_{\theta JA}$	Package LH, 2-layer PCB with 0.463 in? of copper area each side connected by thermal vias	110	°C/W
		Package UA, 1-layer PCB with copper limited to solder pads	165	°C/W




#### Package Power Dissipation versus Ambient Temperature








#### CHARACTERISTIC PERFORMANCE

**Electrical Characteristics** 















### CHARACTERISTIC PERFORMANCE (continued)


**APS12205 Magnetic Characteristics** 


















### High-Temperature Hall-Effect Latches for Low Voltage Applications


### CHARACTERISTIC PERFORMANCE (continued) APS12215 Magnetic Characteristics


















### CHARACTERISTIC PERFORMANCE (continued)


**APS12235 Magnetic Characteristics** 














#### **FUNCTIONAL DESCRIPTION**

#### **OPERATION**

The output of these devices switches low (turns on) when a magnetic field perpendicular to the Hall element exceeds the operate point threshold,  $B_{OP}$  (see Figure 1). After turn-on, the output voltage is  $V_{OUT(SAT)}$ . The output transistor is capable of continuously sinking up to 30 mA. When the magnetic field is reduced below the release point,  $B_{RP}$ , the device output goes high (turns off). The difference in the magnetic operate and release points is the hysteresis,  $B_{HYS}$ , of the device. This built-in hysteresis allows clean switching of the output even in the presence of external mechanical vibration and electrical noise.

Removal of the magnetic field will leave the device output latched on if the last crossed switchpoint is  $B_{OP}$ , or latched off if the last crossed switch point is  $B_{RP}$ .

#### **POWER-ON BEHAVIOR**




Figure 1: Switching Behavior of Latches

On the horizontal axis, the B+ direction indicates increasing south polarity magnetic field strength, and the B- direction indicates decreasing south polarity field strength (including the case of increasing north polarity.

Device power-on occurs once  $t_{ON}$  has elapsed. During the time prior to  $t_{ON}$ , and after  $V_{CC} \ge V_{CC}(min)$ , the output state is  $V_{OUT(SAT)}$  (Low). After  $t_{ON}$  has elapsed, the output will correspond with the applied magnetic field for  $B > B_{OP}$  or  $B < B_{RP}$ . See Figure 2 for an example.

Powering-on the device in the hysteresis range (less than  $B_{OP}$  and higher than  $B_{RP}$ ) will give an output state of  $V_{OUT(SAT)}$ . The correct state is attained after the first excursion beyond  $B_{OP}$  or  $B_{RP}$ .




Figure 2: Power-On Timing Diagram



#### **APPLICATIONS**


It is strongly recommended that an external bypass capacitor be connected (in close proximity to the Hall element) between the supply and ground of the device to guarantee correct performance under harsh environmental conditions and to reduce noise from internal circuitry. As is shown in Figure 3, a 0.1  $\mu$ F capacitor is typical.

Extensive applications information on magnets and Hall-effect sensors is available in:

- Hall-Effect IC Applications Guide, AN27701,
- Hall-Effect Devices: Guidelines for Designing Subassemblies Using Hall-Effect Devices AN27703.1
- Soldering Methods for Allegro's Products SMD and Through-Hole, AN26009

All are provided on the Allegro website:

www.allegromicro.com



**Figure 3: Typical Application Circuit** 

#### **CHOPPER STABILIZATION**

A limiting factor for switchpoint accuracy when using Hall-effect technology is the small signal voltage developed across the Hall plate. This voltage is proportionally small relative to the offset that can be produced at the output of the Hall sensor. This makes it difficult to process the signal and maintain an accurate, reliable output over the specified temperature and voltage range. Chopper stabilization is a proven approach used to minimize Hall offset.

The Allegro technique, dynamic quadrature offset cancellation, removes key sources of the output drift induced by temperature and package stress. This offset reduction technique is based on a signal modulation-demodulation process. Figure 4 illustrates how it is implemented.

The undesired offset signal is separated from the magnetically induced signal in the frequency domain through modulation. The subsequent demodulation acts as a modulation process for the offset, causing the magnetically induced signal to recover its original spectrum at baseband while the DC offset becomes a highfrequency signal. Then, using a low-pass filter, the signal passes while the modulated DC offset is suppressed. Allegro's innovative chopper stabilization technique uses a high-frequency clock. The high-frequency operation allows a greater sampling rate that produces higher accuracy, reduced jitter, and faster signal processing. Additionally, filtering is more effective and results in a lower noise analog signal at the sensor output. Devices such as the APS12205, APS12215, and APS12235 that use this approach have an extremely stable quiescent Hall output voltage, are immune to thermal stress, and have precise recoverability after temperature cycling. This technique is made possible through the use of a BiCMOS process which allows the use of low offset and low noise amplifiers in combination with high-density logic and sample-and-hold circuits.




Figure 4: Model of Chopper Stabilization (Dynamic Offset Cancellation)



#### **POWER DERATING**

The device must be operated below the maximum junction temperature of the device,  $T_J(max)$ . Under certain combinations of peak conditions, reliable operation may require derating supplied power or improving the heat dissipation properties of the application. This section presents a procedure for correlating factors affecting operating  $T_J$ . (Thermal data is also available on the Allegro MicroSystems website.)

The Package Thermal Resistance,  $R_{\theta JA}$ , is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to the ambient air. Its primary component is the Effective Thermal Conductivity, K, of the printed circuit board, including adjacent devices and traces. Radiation from the die through the device case,  $R_{\theta JC}$ , is relatively small component of  $R_{\theta JA}$ . Ambient air temperature,  $T_A$ , and air motion are significant external factors, damped by overmolding.

The resulting power dissipation capability directly reflects upon the ability of the device to withstand extreme operating conditions. The junction temperature mission profile specified in the Absolute Maximum Ratings table designates a total operating life capability based on qualification for the most extreme conditions, where  $T_J$  may reach  $175^{\circ}$ C.

The silicon IC is heated internally when current is flowing into the VCC terminal. When the output is on, current sinking into the VOUT terminal generates additional heat. This may increase the junction temperature,  $T_J$ , above the surrounding ambient temperature. The APS12205, APS12215, and APS12235 are permitted to operate up to  $T_J = 175^{\circ}\text{C}$ . As mentioned above, an operating device will increase  $T_J$  according to equations 1, 2, and 3 below. This allows an estimation of the maximum ambient operating temperature.

$$P_D = V_{IN} \times I_{IN} \tag{1}$$

$$\Delta T = P_D \times R_{\Theta IA} \tag{2}$$

$$T_J = T_A + \Delta T \tag{3}$$

For example, given common conditions such as:  $T_A$ = 25°C,  $V_{CC}$  = 5 V,  $I_{CC}$  = 2.5 mA,  $V_{OUT}$  = 185 mV,  $I_{OUT}$  = 2 mA (output on), and  $R_{\theta JA}$  = 165°C/W, then:

$$P_D = (V_{CC} \times I_{CC}) + (V_{OUT} \times I_{OUT}) =$$
  
 $(5 \ V \times 2.5 \ mA) + (185 \ mV \times 2 \ mA) =$   
 $12.5 \ mW + 0.4 \ mW = 12.9 \ mW$ 

$$\Delta T = P_D \times R_{\theta JA} = 12.9 \text{ mW} \times 165^{\circ}\text{C/W} = 2.1^{\circ}\text{C}$$
  
 $T_I = T_A + \Delta T = 25^{\circ}\text{C} + 2.1^{\circ}\text{C} = 27.1^{\circ}\text{C}$ 

A worst-case estimate,  $P_D(max)$ , represents the maximum allowable power level ( $V_{CC}(max)$ ,  $I_{CC}(max)$ ), without exceeding  $T_J(max)$ , at a selected  $R_{\theta JA}$ .

For example, given the conditions  $R_{\theta JA} = 228^{\circ}\text{C/W}$ ,  $T_{J}(\text{max}) = 175^{\circ}\text{C}$ ,  $V_{CC}(\text{max}) = 5.5 \text{ V}$ ,  $I_{CC}(\text{max}) = 4 \text{ mA}$ ,  $V_{OUT} = 500 \text{ mV}$ , and  $I_{OUT} = 5 \text{ mA}$  (output on), the maximum allowable operating ambient temperature can be determined.

The power dissipation required for the output is shown below:

$$P_D(V_{OUT}) = V_{OUT} \times I_{OUT} = 500 \text{ mV} \times 5 \text{ mA} = 2.5 \text{ mW}$$

The power dissipation required for the IC supply is shown below:

$$P_D(V_{CC}) = V_{CC} \times I_{CC} = 5.5 \ V \times 4 \ mA = 22 \ mW$$

Next, by inverting using equation 2:

$$\Delta T = P_D \times R_{\theta JA} = [P_D(V_{OUT}) + P_D(V_{CC})] \times 228^{\circ}C/W =$$
 $(2.5 \text{ mW} + 22 \text{ mW}) \times 228^{\circ}C/W =$ 
 $24.5 \text{ mW} \times 228^{\circ}C/W = 5.6^{\circ}C$ 


Finally, by inverting equation 3 with respect to voltage:

$$T_A(est) = T_J(max) - \Delta T = 175^{\circ}C - 5.6^{\circ}C = 169.4^{\circ}C$$

In the above case there is only sufficient power dissipation capability to operate up to  $T_A(est)$ . This particular result indicates that, at  $T_J(max)$ , the application and device can only dissipate adequate amounts of heat at ambient temperatures  $\leq T_A(est)$ ; the APS12205, APS12215, and APS12235 performance is not guaranteed above  $T_A=150^{\circ}\mathrm{C}$  for the "L" temperature variant and  $T_A=85^{\circ}\mathrm{C}$  for the "E" temperature variant.




### Package LH, 3-Pin (SOT-23W)





### Package UA, 3-Pin SIP



For Reference Only; not for tooling use (reference DWG-0000404, Rev. 1) Dimensions in millimeters

Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown


A Dambar removal protrusion (6x)

A Gate and tie bar burr area

Active Area Depth, 0.50 ±0.08 mm

Branding scale and appearance at supplier discretion

All element (not to scale)





APS12235LUAA

APS12215LUAA



APS12205, APS12215, and APS12235

### High-Temperature Hall-Effect Latches for Low Voltage Applications

#### **Revision History**

Number	Date	Description
_	June 3, 2016	Initial release
1	June 20, 2016	Updated Functional Block Diagram (page 1); Updated Selection Guide (page 2) and package outline drawing brand information (pages 14-15).
2	September 23, 2016	Updated Title (all pages), Selection Guide (page 2), Absolute Maximum Ratings (page 2); Electrical Characteristics (page 4); added Characteristic Performance Data (pages 6-9); updated Functional Description (page 6), Chopper Stabilization (page 12), and Power Derating sections (page 13).
3	July 5, 2018	Updated T <sub>J</sub> (max) notes (page 2), Typical Application Circuit (page 11), Power Derating section (page 13), Package Outline Drawings (pages 14-15), and other minor editorial updates.
4	June 18, 2019	Updated Selection Guide (page 2), Power Derating section (page 13), and Package Outline Drawing branding (page 14).

Copyright 2019, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website: www.allegromicro.com

