APS11000 and APS11060

## FEATURES AND BENEFITS

- ASIL A functional safety compliance (pending confirmation)
- Planar and vertical Hall-effect sensor ICs
- 3.3 to 24 V operation
- Automotive-grade ruggedness and fault tolerance
$\square$ Extended AEC-Q100 qualification
$\square$ Internal protection circuits enable 40 V load dump compliance
$\square$ Reverse-battery protection
$\square$ Output short-circuit and overvoltage protection
$\square$ Operation from $-40^{\circ} \mathrm{C}$ to $165^{\circ} \mathrm{C}$ junction temperature
$\square$ High EMC immunity
- Omnipolar and unipolar switch threshold options
- Choice of output polarity
- Open-drain output
- Solid-state reliability


## PACKAGES

Not to scale


3-pin SOT23W (suffix LH)


3-pin SIP (suffix UA)

## DESCRIPTION

The APS11000 and APS11060 families of Hall-effect switches are AEC-Q100 qualified for 24 V automotive applications and compliant with ISO 26262:2011 ASIL A (pending confirmation). These sensors are temperature-stable and suited for operation over extended junction temperature ranges up to $165^{\circ} \mathrm{C}$. The APS11000 and APS11060 families are available in several different magnetic sensitivities and polarities to offer flexible options for system design. They are available in active high and active low variants for ease of integration into electronic subsystems.

The APS11000 features a Hall-effect element that is sensitive to magnetic flux perpendicular to the face of the IC package. The APS11060 features a vertical Hall-effect sensing element sensitive to magnetic flux parallel to the face of the IC package.

Continued on next page...

## TYPICAL APPLICATIONS

- Gear shift selectors and driver controls (PRNDL)
- Human-machine interfaces (HMI) and driver controls
- Open/close sensor for LCD screens/doors/lids/trunks
- Clutch/brake position sensor
- Magnetically actuated lighting
- Wiper home/end position sensor
- End of travel and index sensors


Figure 1: Functional Block Diagram

## Vertical and Planar Hall-Effect Switches

## DESCRIPTION (continued)

The devices include on-board reverse-battery and overvoltage protection for operating directly from an automobile battery, as well as protection from shorts to ground by limiting the output current until the short is removed. The device is especially suited for operation from unregulated supplies.

Two package styles provide a choice of through-hole or surface mounting. Package type LH is a modified 3-pin SOT23W surface mount package, while package type UA is a 3-pin ultra-mini SIP for through-hole mounting. Both packages are lead $(\mathrm{Pb})$ free, with $100 \%$ matte-tin-plated leadframes.


## Vertical and Planar Hall-Effect Switches

## SELECTION GUIDE

| Part Number ${ }^{[1]}$ | Packing ${ }^{[2]}$ | Mounting | Output <br> State for $\mathrm{B}>\mathrm{B}_{\mathrm{OP}}$ | Sensing Orientation | Operating Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| APS11000LLHALT-0SL | 7-in. reel, 3000 pieces/reel | 3-pin SOT23W surface mount | Low | Z-Axis | Unipolar South |
| APS11000LLHALX-0SL | 13-in. reel, 10000 pieces/reel | 3-pin SOT23W surface mount | Low |  |  |
| APS11000LUAA-0SL | Bulk, 500 pieces/bag | 3-pin SIP through-hole | Low |  |  |
| APS11000LLHALT-0SH | 7-in. reel, 3000 pieces/reel | 3-pin SOT23W surface mount | High |  |  |
| APS11000LLHALX-0SH | 13-in. reel, 10000 pieces/reel | 3-pin SOT23W surface mount | High |  |  |
| APS11000LUAA-0SH | Bulk, 500 pieces/bag | 3-pin SIP through-hole | High |  |  |
| APS11000LLHALT-0PL | 7-in. reel, 3000 pieces/reel | 3 -pin SOT23W surface mount | Low | Z-Axis | Omnipolar |
| APS11000LLHALX-0PL | 13-in. reel, 10000 pieces/reel | 3-pin SOT23W surface mount | Low |  |  |
| APS11000LUAA-0PL | Bulk, 500 pieces/bag | 3-pin SIP through-hole | Low |  |  |
| APS11060LLHALT-0SL | 7-in. reel, 3000 pieces/reel | 3 -pin SOT23W surface mount | Low | X-Axis | Unipolar South |
| APS11060LLHALX-OSL | 13-in. reel, 10000 pieces/reel | 3-pin SOT23W surface mount | Low | X-Axis |  |
| APS11060LUAA-0SL | Bulk, 500 pieces/bag | 3-pin SIP through-hole | Low | Y-Axis |  |
| APS11060LLHALT-0SH | 7-in. reel, 3000 pieces/reel | 3-pin SOT23W surface mount | High | X-Axis |  |
| APS11060LLHALX-0SH | 13-in. reel, 10000 pieces/reel | 3-pin SOT23W surface mount | High | X-Axis |  |
| APS11060LUAA-0SH | Bulk, 500 pieces/bag | 3-pin SIP through-hole | High | Y-Axis |  |
| APS11060LLHALT-0PL | 7-in. reel, 3000 pieces/reel | 3-pin SOT23W surface mount | Low | X-Axis | Omnipolar |
| APS11060LLHALX-0PL | 13-in. reel, 10000 pieces/reel | 3-pin SOT23W surface mount | Low | X-Axis |  |
| APS11060LUAA-0PL | Bulk, 500 pieces/bag | 3-pin SIP through-hole | Low | Y-Axis |  |

${ }^{[1]}$ Contact Allegro MicroSystems for options not listed in the selection guide.
${ }^{[2]}$ Contact Allegro MicroSystems for additional packing options.

## ABSOLUTE MAXIMUM RATINGS

| Characteristic | Symbol | Notes | Rating | Units |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage ${ }^{[1]}$ | $\mathrm{V}_{\mathrm{CC}}$ |  | 40 | V |
| Reverse Supply Voltage ${ }^{[1]}$ | $\mathrm{V}_{\mathrm{RCC}}$ |  | -18 | V |
| Output Voltage ${ }^{[1]}$ | $\mathrm{V}_{\text {OUT }}$ |  | -0.3 to 32 | V |
| Output Current ${ }^{[2]}$ | $\mathrm{I}_{\text {OUT }}$ |  | 40 | mA |
| Reverse Output Current | $\mathrm{I}_{\text {ROUT }}$ |  | -50 | mA |
| Magnetic Flux Density ${ }^{[3]}$ | B |  | Unlimited | G |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | Range L | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $\mathrm{T}_{\mathrm{J}(\max )}$ |  | 165 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ |  | -65 to 170 | ${ }^{\circ} \mathrm{C}$ |

${ }^{[1]}$ This rating does not apply to extremely short voltage transients. Transient events such as Load Dump and/or ESD have individual, specific ratings. ${ }^{[2]}$ Through short-circuit current limiting device.
${ }^{\text {[3] Guaranteed by design. }}$

ESD PERFORMANCE [4]

| Characteristic | Symbol | Notes | Rating | Units |
| :---: | :---: | :--- | :---: | :---: |
| ESD Voltage | $V_{\text {ESD(HBM) }}$ | Human Body Model according to AEC-Q100-002 | $\pm 11$ | kV |
|  | $\mathrm{V}_{\text {ESD(CDM) }}$ | Charged Device Model according to AEC-Q100-011 | $\pm 1$ | kV |

${ }^{[4]}$ ESD ratings provided are based on qualification per AEC-Q100 as an expected level of ESD robustness.

## Vertical and Planar Hall-Effect Switches

PINOUT DIAGRAMS AND TERMINAL LIST
(View from branded face)


3-pin SOT23W (suffix LH)


3-pin SIP (suffix UA)

Terminal List

| Name | Description | Number |  |
| :---: | :--- | :---: | :---: |
|  |  | LH | UA |
| VCC | Connects power supply to chip | 1 | 1 |
| VOUT | Output from circuit | 2 | 3 |
| GND | Terminal for ground connection | 3 | 2 |

## Vertical and Planar Hall-Effect Switches

ELECTRICAL CHARACTERISTICS: Valid over full operating voltage and ambient temperature ranges for $T_{J}<T_{J(\max )}$ and $C_{B Y P}=0.1 \mu \mathrm{~F}$, unless otherwise specified

| Characteristics | Symbol | Test Conditions | Min. | Typ. [1] | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY AND STARTUP |  |  |  |  |  |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 3.3 | - | 24 | V |
| Supply Current | $I_{\text {cc }}$ | APS11000 | 1 | 2.2 | 4 | mA |
|  |  | APS11060 | 1 | 2.5 | 5 | mA |
| Power-On Time ${ }^{[2]}$ | $\mathrm{t}_{\text {PO }}$ | $\mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}($ min $)$ | - | 180 | 350 | $\mu \mathrm{s}$ |
| Power-On State ${ }^{[5]}$ | POS | $\mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}(\mathrm{min}), \mathrm{t}<\mathrm{t}_{\mathrm{PO}}$ | High |  |  | - |
| Undervoltage Lockout [3] | $\mathrm{V}_{\text {CC(UV)EN }}$ | $\mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}(\mathrm{min}) \rightarrow \mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{CC}}($ min $)$ | - | 2 | - | V |
|  | $\mathrm{V}_{\text {cc(uV) }}$ | $\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{CC}}($ min $) \rightarrow \mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}($ min $)$ | - | 2.3 | - | V |
| UVLO Reset Time ${ }^{[3]}$ | $\mathrm{t}_{\text {POR }}$ |  | - | 100 | - | $\mu \mathrm{s}$ |
| CHOPPER STABILIZATION AND OUTPUT MOSFET CHARACTERISTICS |  |  |  |  |  |  |
| Chopping Frequency | $\mathrm{f}_{\mathrm{C}}$ |  | - | 800 | - | kHz |
| Output Leakage Current ${ }^{[4]}$ | Ioutoff | $\mathrm{V}_{\text {OUT(OFF) }}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, output off, $V_{C C} \geq V_{C C(\text { min })}, t>t_{P O}$ | - | - | 0.1 | $\mu \mathrm{A}$ |
| Output Leakage Current | loutoff | $\mathrm{V}_{\text {OUT(OFF) }}=24 \mathrm{~V}$, output off, $\mathrm{V}_{\text {CC }} \geq \mathrm{V}_{\mathrm{CC}(\text { min) }}$, $\mathrm{t}>\mathrm{t}_{\text {PO }}$ | - | - | 1 | $\mu \mathrm{A}$ |
| Output Leakage Current, Power-On [4][5] | IOUTOFF(PO) | $\mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}(\text { min) }}, \mathrm{t}<\mathrm{t}_{\mathrm{PO}}$ | - | - | 95 | $\mu \mathrm{A}$ |
| Output Saturation Voltage | $\mathrm{V}_{\text {OUT(SAT) }}$ | Output on, $\mathrm{I}_{\text {OUT }}=5 \mathrm{~mA}$ | - | 100 | 500 | mV |
| Output Off Voltage | $\mathrm{V}_{\text {OUT(OFF) }}$ |  | - | - | 24 | V |
| Output Rise Time ${ }^{[6][7]}$ | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{R}_{\text {PULL-UP }}=4.8 \mathrm{k} \Omega$ | - | 0.2 | 2 | $\mu \mathrm{s}$ |
| Output Fall Time [6][7] | $\mathrm{t}_{\mathrm{f}}$ | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{R}_{\text {PULL-UP }}=4.8 \mathrm{k} \Omega$ | - | 0.1 | 2 | $\mu \mathrm{s}$ |
| ON-BOARD PROTECTION |  |  |  |  |  |  |
| Output Short-Circuit Current Limit | $\mathrm{I}_{\text {OM }}$ | Output on | 15 | - | 40 | mA |
| Output Zener Clamp Voltage | $\mathrm{V}_{\mathrm{Z} \text { (OUT) }}$ | $\mathrm{I}_{\text {OUT }}=1.5 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 32 | - | - | V |
| Supply Zener Clamp Voltage | $\mathrm{V}_{\mathrm{Z}}$ | $\mathrm{I}_{\mathrm{CC}}=\mathrm{I}_{\mathrm{CC}}($ max $)+3 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 40 | - | - | V |
| Reverse Battery Zener Clamp Voltage | $V_{\text {Rz }}$ | $\mathrm{I}_{\mathrm{CC}}=-5 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - | -18 | V |
| Reverse Battery Current | $\mathrm{I}_{\mathrm{RCC}}$ | $\mathrm{V}_{\mathrm{CC}}=-18 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -5 | - | - | mA |

${ }^{[1]}$ Typical data is at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ unless otherwise noted.
${ }^{[2]}$ Measured from $\mathrm{V}_{\mathrm{CC}} \geq 3.3 \mathrm{~V}$ to valid output.
${ }^{[3]}$ See Undervoltage Lockout section for operational characteristics.
${ }^{[4]}$ Guaranteed by device design and characterization.
${ }^{[5]}$ See Power-On Behavior section and Figure 4.
${ }^{[6]} C_{L}=$ oscilloscope probe capacitance.
${ }^{[7]}$ See Figure 2 - Definition of Output Rise and Fall Time.


Figure 2: Definition of Output Rise and Fall Time

## Vertical and Planar Hall-Effect Switches

MAGNETIC CHARACTERISTICS: Valid over full operating voltage and ambient temperature ranges for $T_{J}<T_{J(\max )}$ and
$\mathrm{C}_{\mathrm{BYP}}=0.1 \mu \mathrm{~F}$, unless otherwise specified

| Characteristics | Symbol | Test Conditions | Min. | Typ. [1] | Max. | Unit ${ }^{[2]}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -OPx OPTION |  |  |  |  |  |  |
| Operate Point | $\mathrm{B}_{\text {OPS }}$ | -0Px Option | - | 35 | 70 | G |
|  | $\mathrm{B}_{\text {OPN }}$ | -0Px Option | -70 | -35 | - | G |
| Release Point | $\mathrm{B}_{\text {RPS }}$ | -0Px Option | 5 | 25 | - | G |
|  | $\mathrm{B}_{\text {RPN }}$ | -0Px Option | - | -25 | -5 | G |
| Hysteresis | $\mathrm{B}_{\mathrm{HYS}}$ | -0Px Option | 5 | 15 | 25 | G |
| -0Sx OPTION |  |  |  |  |  |  |
| Operate Point | $\mathrm{B}_{\text {OPS }}$ | -0Sx Option | - | 35 | 70 | G |
| Release Point | $\mathrm{B}_{\text {RPS }}$ | -0Sx Option | 5 | 25 | - | G |
| Hysteresis | $\mathrm{B}_{\mathrm{HYS}}$ | -0Sx Option | 5 | 15 | 25 | G |
| -ONx OPTION |  |  |  |  |  |  |
| Operate Point | $\mathrm{B}_{\text {OPN }}$ | -ONx Option | -70 | -35 | - | G |
| Release Point | $\mathrm{B}_{\text {RPN }}$ | -ONx Option | - | -25 | -5 | G |
| Hysteresis | $\mathrm{B}_{\mathrm{HYS}}$ | -ONx Option | 5 | 15 | 25 | G |

${ }^{\text {[1] }}$ Typical data are at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ unless otherwise noted.
${ }^{[2]}$ Magnetic flux density, $B$, is indicated as a negative value for north-polarity magnetic fields, and a positive value for south-polarity magnetic fields.


Figure 3: Hall Switch Output State vs. Magnetic Field
$B$ - indicates increasing north polarity magnetic field strength, and $B+$ indicates increasing south polarity magnetic field strength.

## Vertical and Planar Hall-Effect Switches

MAGNETIC CHARACTERISTICS (continued): Valid over full operating voltage and ambient temperature ranges for $\mathrm{T}_{\mathrm{J}}<\mathrm{T}_{\mathrm{J}(\max )}$ and $C_{B Y P}=0.1 \mu \mathrm{~F}$, unless otherwise specified

| Characteristics | Symbol | Test Conditions | Min. | Typ. [1] | Max. | Unit ${ }^{[2]}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -1Px OPTION ${ }^{[3]}$ |  |  |  |  |  |  |
| Operate Point | $\mathrm{B}_{\text {OPS }}$ | -1Px Option | 50 | 95 | 135 | G |
|  | $\mathrm{B}_{\text {OPN }}$ | -1Px Option | -135 | -95 | -50 | G |
| Release Point | $\mathrm{B}_{\text {RPS }}$ | -1Px Option | 40 | 70 | 110 | G |
|  | $\mathrm{B}_{\text {RPN }}$ | -1Px Option | -110 | -70 | -40 | G |
| Hysteresis | $\mathrm{B}_{\mathrm{HYS}}$ | -1Px Option | 10 | 25 | 42 | G |
| -1Sx OPTION ${ }^{\text {[3] }}$ |  |  |  |  |  |  |
| Operate Point | $\mathrm{B}_{\text {OPS }}$ | -1Sx Option | 50 | 95 | 135 | G |
| Release Point | $\mathrm{B}_{\text {RPS }}$ | -1Sx Option | 40 | 70 | 110 | G |
| Hysteresis | $\mathrm{B}_{\mathrm{HYS}}$ | -1Sx Option | 10 | 25 | 42 | G |
| -1Nx OPTION ${ }^{[3]}$ |  |  |  |  |  |  |
| Operate Point | $\mathrm{B}_{\text {OPN }}$ | -1Nx Option | -135 | -95 | -50 | G |
| Release Point | $\mathrm{B}_{\text {RPN }}$ | -1Nx Option | -110 | -70 | -40 | G |
| Hysteresis | $\mathrm{B}_{\mathrm{HYS}}$ | -1Nx Option | 10 | 25 | 42 | G |
| -2Px OPTION ${ }^{[3]}$ |  |  |  |  |  |  |
| Operate Point | $\mathrm{B}_{\text {OPS }}$ | -2Px Option | 120 | 150 | 200 | G |
|  | $\mathrm{B}_{\text {OPN }}$ | -2Px Option | -200 | -150 | -120 | G |
| Release Point | $\mathrm{B}_{\text {RPS }}$ | -2Px Option | 110 | 125 | 190 | G |
|  | $\mathrm{B}_{\text {RPN }}$ | -2Px Option | -190 | -125 | -110 | G |
| Hysteresis | $\mathrm{B}_{\mathrm{HYS}}$ | -2Px Option | 10 | 25 | 42 | G |
| -2Sx OPTION ${ }^{[3]}$ |  |  |  |  |  |  |
| Operate Point | $\mathrm{B}_{\text {OPS }}$ | -2Sx Option | 120 | 150 | 200 | G |
| Release Point | $\mathrm{B}_{\text {RPS }}$ | -2Sx Option | 110 | 125 | 190 | G |
| Hysteresis | $\mathrm{B}_{\mathrm{HYS}}$ | -2Sx Option | 10 | 25 | 42 | G |
| -2Nx OPTION [3] |  |  |  |  |  |  |
| Operate Point | $\mathrm{B}_{\text {OPN }}$ | -2Nx Option | -200 | -150 | -120 | G |
| Release Point | $\mathrm{B}_{\text {RPN }}$ | -2Nx Option | -190 | -125 | -110 | G |
| Hysteresis | $\mathrm{B}_{\mathrm{HYS}}$ | -2Nx Option | 10 | 25 | 42 | G |

${ }^{[1]}$ Typical data are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ unless otherwise noted.
${ }^{[2]}$ Magnetic flux density, B , is indicated as a negative value for north-polarity magnetic fields, and a positive value for south-polarity magnetic fields.
${ }^{[3]}$ Contact Allegro MicroSystems for availability.

## Vertical and Planar Hall-Effect Switches

PACKAGE THERMAL CHARACTERISTICS: May require derating at maximum conditions; see application information.

| Characteristic | Symbol | Test Conditions | Value | Units |
| :---: | :---: | :---: | :---: | :---: |
| Package Thermal Resistance | $\mathrm{R}_{\theta \mathrm{JA}}$ | Package LH, 1-layer PCB with copper limited to solder pads | 228 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | Package LH, 2-layer PCB with 0.463 in? of copper area each side connected by thermal vias | 110 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | Package UA, 1-layer PCB with copper limited to solder pads | 165 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |




## CHARACTERISTIC PERFORMANCE DATA Electrical Characteristics



## CHARACTERISTIC PERFORMANCE DATA Magnetic Characteristics











## FUNCTIONAL DESCRIPTION

## Power-On Behavior

Device power-on begins when the supply voltage reaches $\mathrm{V}_{\mathrm{CC}}(\mathrm{min})$. During the power-on time, $\mathrm{t}_{\mathrm{PO}}$, the device output is off with the exception of the leakage current, $\mathrm{I}_{\mathrm{OUTOFF}(\mathrm{PO}) \text {. Use of a }}$ large pull-up resistor, $\mathrm{R}_{\text {PULL-UP }}$ (see Figure 6), can influence the Power-On State (POS) voltage level on the output pin during $\mathrm{t}_{\mathrm{ON}}$. The output voltage level during the POS is a function of the pullup resistor and pull-up voltage. The level can be determined by subtracting the voltage drop created by $\mathrm{R}_{\text {PULL-UP }}$ and $\mathrm{I}_{\mathrm{OUTOFF}(\mathrm{PO})}$ from the pull-up voltage. To retain a power-on output voltage level above $\mathrm{V}_{\text {PULL-UP }} / 2$, a pull-up resistor less than or equal to $20 \mathrm{k} \Omega$ is recommended. After power-on is complete and the power-on time has elapsed, the device output will correspond with the applied magnetic field for $\mathrm{B}>\mathrm{B}_{\mathrm{OP}}$ and $\mathrm{B}<\mathrm{B}_{\mathrm{RP}}$. Powering-on the device in the hysteresis range (less than $\mathrm{B}_{\mathrm{OP}}$ and higher than $\mathrm{B}_{\mathrm{RP}}$ ) will cause the device output to remain off. A valid output state is attained after the first excursion beyond $\mathrm{B}_{\mathrm{OP}}$ or $\mathrm{B}_{\mathrm{RP}}$.

## Undervoltage Lockout Operation

The APS11000 and APS11060 have an internal diagnostic to check the voltage supply (an undervoltage lockout regulator). When the supply voltage falls below the undervoltage lockout voltage threshold, $\mathrm{V}_{\mathrm{CC}(\mathrm{UV}) \mathrm{EN}}$, the device enters reset, where the output state returns to the Power-On State (POS) until $\mathrm{V}_{\mathrm{CC}}$ is increased to $\mathrm{V}_{\mathrm{CC}(\mathrm{UV}) \mathrm{DIS}}$. Once the $\mathrm{V}_{\mathrm{CC}(\mathrm{UV}) \text { DIS }}$ threshold is reached, the power-on sequence begins and the output will correspond with the applied magnetic field for $\mathrm{B}>\mathrm{B}_{\mathrm{OP}}$ and $\mathrm{B}<\mathrm{B}_{\mathrm{RP}}$ after $t_{\text {POR }}$ has elapsed. In the case the supply voltage does not return to these operational levels, or if the applied magnetic field is within the hysteresis range, the output will remain in the poweron state. See Figure 4 for an example of the undervoltage lockout behavior.


Figure 4: Power-On and Undervoltage Lockout Behavior

## Vertical and Planar Hall-Effect Switches

## Functional Safety

The APS11000 and APS11060 were designed accordance with the international standard for
 automotive functional safety, ISO 26262:2011. These products achieve an ASIL (Automotive Safety Integrity Level) rating of ASIL A (pending confirmation) according to the standard. The APS11000 and APS11060 are both classified as a SEooC (Safety Element out of Context) and can be easily integrated into safety-critical systems requiring higher ASIL ratings that incorporate external diagnostics or use measures such as redundancy. Safety documentation will be provided to support and guide the integration process. For further information, contact your local FAE for $\mathrm{A}^{2}$-SIL ${ }^{\mathrm{TM}}$ documentation: www.allegromicro.com/ASIL.

## Operation

The APS11000 and APS11060 are integrated Hall-effect sensor ICs with an open-drain output. Table 1 offers a guide for selecting the output polarity configuration, further explained in the configuration sections below. The open-drain output is an NMOS transistor that actuates in response to a magnetic field. The direction of the applied magnetic field is perpendicular to the branded face for the APS11000, and parallel with the branded face for the APS11060; see Figure 5 for an illustration. The devices are offered in two packages: the UA package, a 3-pin through-hole mounting configuration, or in the LH package, a 3-pin surfacemount configuration. See the Selection Guide for a complete list of available options.
Configurations xSL and xSH. The unipolar output of these devices is actuated when a south-polarity magnetic field perpendicular to the Hall element exceeds the operate point threshold, $\mathrm{B}_{\mathrm{OPS}}$. When $\mathrm{B}_{\mathrm{OPS}}$ is exceeded, the xSL output turns on (goes low). The xSH is complementary, in that for this device the output turns off (goes high) when $\mathrm{B}_{\text {OPS }}$ is exceeded. When the magnetic field is removed or reduced below the release point, $B_{\text {RPS }}$, the device outputs return to their original state-off for the xSL and on for the xSH . See Figure 3 for unipolar south switching behavior.

Configurations $\mathbf{x N L}$ and $\mathbf{x N H}$. The unipolar output of these devices is actuated when a north-polarity magnetic field perpendicular to the Hall element exceeds the operate point threshold, $\mathrm{B}_{\text {OPN }}$. When $\mathrm{B}_{\text {OPN }}$ is exceeded, the xNL output turns on (goes low). The xNH is complementary, in that for this device the output turns off (goes high) when $\mathrm{B}_{\text {OPN }}$ is exceeded. When the magnetic field is removed or reduced below the release point, $\mathrm{B}_{\text {RPN }}$, the device outputs return to their original state-off for the xNL and on for the xNH. See Figure 3 for unipolar north switching behavior.

Table 1: Switch Polarity Configuration Options

| Part <br> Number <br> Suffix | Operating <br> Mode | Output <br> State for <br> $\mathbf{B}>\mathbf{B}_{\text {OP }}$ | Output <br> State for <br> $\mathbf{B ~}=\mathbf{0} \mathbf{G}$ | Power-On <br> State, <br> $\mathbf{t}<\mathrm{t}_{\text {PO }}$ |
| :---: | :---: | :---: | :---: | :---: |
| xSL | Unipolar <br> South | Low | High | High |
| xSH | Unipolar <br> South | High | Low | High |
| xNL | Unipolar <br> North | Low | High | High |
| xNH | Unipolar <br> North | High | Low | High |
| xPL | Omnipolar | Low | High | High |
| xPH | Omnipolar | High | Low | High |

Configurations xPL and xPH. The omnipolar operation of these devices allows actuation with either a north or a south polarity field. The xPL operates using the standard output polarity convention. Fields exceeding the operating points, $\mathrm{B}_{\mathrm{OPS}}$ or $\mathrm{B}_{\mathrm{OPN}}$, will turn the output on (low). When the magnetic field is removed or reduced below the release point, $\mathrm{B}_{\text {RPN }}$ or $\mathrm{B}_{\text {RPS }}$, the device output turns off (goes high). The xPH is complementary, in that for the device, a north or south polarity field exceeding the operate points, $\mathrm{B}_{\mathrm{OPS}}$ or $\mathrm{B}_{\mathrm{OPN}}$, will turn the output off (high). Removal of the field, or reduction below the release point threshold, $\mathrm{B}_{\text {RPS }}$ or $\mathrm{B}_{\text {RPN }}$, will turn the output on (low). See Figure 3 for omnipolar switching behavior.

After turn-on, the output transistor is capable of sinking current up to the short circuit current limit, $\mathrm{I}_{\mathrm{OM}}$, which is a minimum of 15 mA . The difference in the magnetic operate and release points is the hysteresis, $\mathrm{B}_{\mathrm{HYS}}$, of the device. This built-in hysteresis allows clean switching of the output even in the presence of external mechanical vibration and electrical noise.


Figure 5: Magnetic Sensing Orientations APS11000 LH (Panel A), APS11000 UA (Panel B), APS11060 LH (Panel C), and APS11060 UA (Panel D)

## Vertical and Planar Hall-Effect Switches

## Applications

It is strongly recommended that an external bypass capacitor be connected (in close proximity to the Hall element) between the supply and ground of the device to guarantee correct performance under harsh environmental conditions and to reduce noise from internal circuitry. As is shown in Figure 6: Typical and Enhanced Protection Application Circuits, a $0.1 \mu \mathrm{~F}$ capacitor is required.

In applications where the APS11000 or APS11060 receives its power from an unregulated source such as a car battery, or where greater immunity is required, additional measures may be employed. Specifications for such transients will vary, so protection circuit design should be optimized for each application. For example, the circuit shown in Figure 6 includes an optional series resistor and output capacitor which improves performance during Powered ESD testing (ISO 10605) and Bulk Current Injection testing (ISO 11452-4).


Figure 6: Typical and Enhanced Protection Application Circuits

Recommended $R_{\text {PULL-UP }} \leq 20 \mathrm{k} \Omega$.
See Power-On Behavior section.

Extensive applications information for Hall-effect devices is available in:

- Hall-Effect IC Applications Guide, AN27701,
- Hall-Effect Devices: Guidelines for Designing Subassemblies Using Hall-Effect Devices AN27703.1
- Soldering Methods for Allegro's Products - SMD and ThroughHole, AN26009

All are provided on the Allegro website:
www.allegromicro.com

## Vertical Hall-Effect Sensor Linear Tools

System design and magnetic sensor evaluation often require an in-depth look at the overall strength and profile generated by a magnetic field input. To aid in this evaluation, Allegro MicroSystems, LLC provides a high-accuracy linear output tool capable of reporting the nonperpendicular magnetic field by means of an vertical Hall-effect sensor IC equipped with a calibrated analog output. For further information, contact your local Allegro field applications engineer or sales representative.

## Vertical and Planar Hall-Effect Switches

## CHOPPER STABILIZATION

A limiting factor for switchpoint accuracy when using Hall-effect technology is the small signal voltage developed across the Hall plate. This voltage is proportionally small relative to the offset that can be produced at the output of the Hall sensor. This makes it difficult to process the signal and maintain an accurate, reliable output over the specified temperature and voltage range. Chopper stabilization is a proven approach used to minimize Hall offset.
The technique, dynamic quadrature offset cancellation, removes key sources of the output drift induced by temperature and package stress. This offset reduction technique is based on a signal modulation-demodulation process. Figure 7: Model of Chopper Stabilization Circuit (Dynamic Offset Cancellation) illustrates how it is implemented.

The undesired offset signal is separated from the magnetically induced signal in the frequency domain through modulation. The subsequent demodulation acts as a modulation process for the
offset causing the magnetically induced signal to recover its original spectrum at baseband while the DC offset becomes a high-frequency signal. Then, using a low-pass filter, the signal passes while the modulated DC offset is suppressed. Allegro's innovative chopper-stabilization technique uses a high-frequency clock.

The high-frequency operation allows a greater sampling rate that produces higher accuracy, reduced jitter, and faster signal processing. Additionally, filtering is more effective and results in a lower noise analog signal at the sensor output. Devices such as the APS11000 and APS11060 that use this approach have an extremely stable quiescent Hall output voltage, are immune to thermal stress, and have precise recoverability after temperature cycling. This technique is made possible through the use of a BiCMOS process which allows the use of low offset and low noise amplifiers in combination with high-density logic and sample-and-hold circuits.


Figure 7: Model of Chopper Stabilization Circuit (Dynamic Offset Cancellation)

## Vertical and Planar Hall-Effect Switches

## POWER DERATING

The device must be operated below the maximum junction temperature, $\mathrm{T}_{\mathrm{J}(\max )}$. Reliable operation may require derating supplied power and/or improving the heat dissipation properties of the application.

Thermal Resistance, $\mathrm{R}_{\theta \mathrm{JA}}$ (junction to ambient), is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to ambient air. $\mathrm{R}_{\theta \mathrm{JJ}}$ is dominated by the Effective Thermal Conductivity, K , of the printed circuit board which includes adjacent devices and board layout. Thermal resistance from the die junction to case, $\mathrm{R}_{\theta \mathrm{JC}}$, is a relatively small component of $\mathrm{R}_{\theta \mathrm{JA}}$. Ambient air temperature, $\mathrm{T}_{\mathrm{A}}$, and air motion are significant external factors in determining a reliable thermal operating point.
The following three equations can be used to determine operation points for given power and thermal conditions:

$$
\begin{gathered}
P_{D}=V_{I N} \times I_{I N} \\
\Delta T=P_{D} \times R_{\theta J A} \\
T_{J}=T_{A}+\Delta T
\end{gathered}
$$

## Determining Junction Temperature

For example, given common conditions: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$, $\mathrm{I}_{\mathrm{CC}}=2.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{OUT}(\mathrm{SAT})}=100 \mathrm{mV}, \mathrm{I}_{\mathrm{OUT}}=5 \mathrm{~mA}$, and $\mathrm{R}_{\theta \mathrm{JA}}=$ $165^{\circ} \mathrm{C} / \mathrm{W}$, then:

$$
\begin{gathered}
P_{D}=\left(V_{C C} \times I_{C O}\right)+\left(V_{O U T} \times I_{O U T}\right)= \\
(12 \mathrm{~V} \times 2.5 \mathrm{~mA})+(100 \mathrm{mV} \times 5 \mathrm{~mA})= \\
30 \mathrm{~mW}+0.5 \mathrm{~mW}=30.5 \mathrm{~mW} \\
\Delta T=P_{D} \times R_{\theta J A}=30.5 \mathrm{~mW} \times 165^{\circ} \mathrm{C} / \mathrm{W}=5^{\circ} \mathrm{C} \\
T_{J}=T_{A}+\Delta T=25^{\circ} \mathrm{C}+5^{\circ} \mathrm{C}=30^{\circ} \mathrm{C}
\end{gathered}
$$

## Determining Maximum $\mathbf{V}_{\mathbf{C C}}$

For a given ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$, the maximum allowable power dissipation as a function of $\mathrm{V}_{\mathrm{CC}}$ can be calculated. $\mathrm{P}_{\mathrm{D}(\max )}$, represents the maximum allowable power level without exceeding $\mathrm{T}_{\mathrm{J}(\max )}$, at a selected $\mathrm{R}_{\theta \mathrm{JA}}$ and $\mathrm{T}_{\mathrm{A}}$.
Example: $\mathrm{V}_{\mathrm{CC}}$ estimation using the conditions $\mathrm{R}_{\theta \mathrm{JA}}=228^{\circ} \mathrm{C} / \mathrm{W}$, $\mathrm{T}_{\mathrm{A}(\max )}=150^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{J}(\max )}=165^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}(\max )}=24 \mathrm{~V}, \mathrm{I}_{\mathrm{CC}(\max )}=$ $5 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=500 \mathrm{mV}$, and $\mathrm{I}_{\text {OUT }}=20 \mathrm{~mA}$ (output on), calculate the maximum allowable power level, $\mathrm{P}_{\mathrm{D}}(\max )$, first using equation 3:

$$
\Delta T_{(\max )}=T_{J(\max )}-T_{A}=165^{\circ} \mathrm{C}-150^{\circ} \mathrm{C}=15^{\circ} \mathrm{C}
$$

This provides the allowable increase to $\mathrm{T}_{\mathrm{J}}$ resulting from internal power dissipation. Then, using equation 2 first for the output as shown below:

$$
P_{D(V O U T)}=V_{\text {OUT }} \times I_{\text {OUT }}=500 \mathrm{mV} \times 20 \mathrm{~mA}=10 \mathrm{~mW}
$$

Then, for the $\mathrm{V}_{\mathrm{CC}}$ supply:

$$
P_{D(V C C)}=V_{C C} \times I_{C C}=24 V \times 5 \mathrm{~mA}=120 \mathrm{~mW}
$$

Combine the power dissipated by the device pins:

$$
\begin{gathered}
P_{D(\text { total })}=\left(P_{D(V O U T)}+P_{D(V C C)}\right) \\
P_{D(t o t a l)}=(10 \mathrm{~mW}+120 \mathrm{~mW})=130 \mathrm{~mW}
\end{gathered}
$$

Next, solve for the maximum allowable $\mathrm{V}_{\mathrm{CC}}$ for the given conditions using equation 1 :

$$
\begin{gathered}
V_{C C(\text { est })}=P_{D(\text { total })} \div\left(I_{C C}+I_{\text {OUT }}\right) \\
130 \mathrm{~mW} \div(5 \mathrm{~mA}+20 \mathrm{~mA}) \\
V_{C C(e s t)}=130 \mathrm{~mW} \div 25 \mathrm{~mA}=5.2 \mathrm{~V}
\end{gathered}
$$

The result indicates that, at $\mathrm{T}_{\mathrm{A}}$, the application and device can dissipate adequate amounts of heat at voltages $\leq \mathrm{V}_{\mathrm{CC}(\text { est) }}$.
If the application requires $\mathrm{V}_{\mathrm{CC}}>\mathrm{V}_{\mathrm{CC}(\mathrm{est})}$ then $\mathrm{R}_{\theta \mathrm{JA}}$ must by improved. This can be accomplished by adjusting the layout, PCB materials, or by controlling the ambient temperature.

## Determining Maximum $\mathrm{T}_{\mathrm{A}}$

In cases where the $\mathrm{V}_{\mathrm{CC}(\max )}$ level is known, and the system designer would like to determine the maximum allowable ambient temperature, $\mathrm{T}_{\mathrm{A}(\max )}$, the calculations can be reversed.
For example, in a worst-case scenario with conditions $\mathrm{V}_{\mathrm{CC}(\max )}=$ $24 \mathrm{~V}, \mathrm{I}_{\mathrm{CC}(\max )}=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{OUT}}=500 \mathrm{mV}, \mathrm{I}_{\mathrm{OUT}(\max )}=15 \mathrm{~mA}$, and $\mathrm{R}_{\theta \mathrm{JA}}=228^{\circ} \mathrm{C} / \mathrm{W}$, for the LH package using equation 1 , the largest possible amount of dissipated power is:

$$
\begin{gathered}
P_{D}=V_{I N} \times I_{I N} \\
P_{D}=P_{D(V O U T)}+P_{D(V C C)}=500 \mathrm{mV} \times 15 \mathrm{~mA}+24 \mathrm{~V} \times 5 \mathrm{~mA} \\
P_{D}=7.5 \mathrm{~mW}+120 \mathrm{~mW}=127.5 \mathrm{~mW}
\end{gathered}
$$

Then, by rearranging equation 3 :

$$
\begin{gathered}
T_{A(\max )}=T_{J(\max )}-\Delta T \\
T_{A(\max )}=165^{\circ} \mathrm{C}-\left(127.5 \mathrm{~mW} \times 228^{\circ} \mathrm{C} / \mathrm{W}\right) \\
T_{A(\max )}=165^{\circ} \mathrm{C}-29.1^{\circ} \mathrm{C}=135.9^{\circ} \mathrm{C}
\end{gathered}
$$

Finally, note that the $\mathrm{T}_{\mathrm{A}(\max )}$ rating of the device is $150^{\circ} \mathrm{C}$ and performance is not guaranteed above this temperature for any power level.

## Vertical and Planar Hall-Effect Switches

## Package LH, 3-Pin SMD (SOT23W) <br> APS11000



## Vertical and Planar Hall-Effect Switches

## Package LH, 3-Pin SMD (SOT23W) <br> APS11060



# Vertical and Planar Hall-Effect Switches 

Package UA, 3-Pin SIP APS11000


Allegro MicroSystems

# Vertical and Planar Hall-Effect Switches 

Package UA, 3-Pin SIP APS11060


## Vertical and Planar Hall-Effect Switches

Revision History

| Number | Date | Description |
| :---: | :---: | :--- |
| - | March 15, 2018 | Initial release |
| 1 | July 16, 2018 | Added APS11000 part option; updated Magnetic Characteristics tables; other minor editorial updates |
| 2 | October 22, 2018 | Updated $\mathrm{T}_{J(\text { (max) }}$ to 165 ${ }^{\circ} \mathrm{C}$, Selection Guide (page 3), Absolute Maximum Ratings footnotes (page 4), Power- <br> On State (page 6), Magnetic Characteristics table (page 8), Package Therral Characteristics (page 9), <br> Magnetic Characteristic Performance chart labels (page 11), and Power Derating section (page 16). |
| 3 | February 7,2020 | Minor editorial updates |
| 4 | May 12, 2020 | Added "(pending confirmation)" to ASIL references. |

Copyright 2020, Allegro MicroSystems.
Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.
Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.
The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.
Copies of this document are considered uncontrolled documents.
For the latest version of this document, visit our website:
www.allegromicro.com

