

## Features

- AEC-Q100 device qualification and full PPAP support available in both I-grade and extended temperature Q-grade
- Guaranteed to meet full electrical specifications over  $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$  with  $T_J$  Maximum =  $+125^{\circ}\text{C}$  (Q-grade)
- Optimized for 1.8V systems
- Industry's best 0.18 micron CMOS CPLD
  - Optimized architecture for effective logic synthesis. Refer to the CoolRunner™-II family data sheet for architecture description.
  - Multi-voltage I/O operation — 1.5V to 3.3V
- Available in multiple package options
  - 100-pin VQFP with 80 user I/O
  - 144-pin TQFP with 118 user I/O
  - Pb-free only for all packages
- Advanced system features
  - Fastest in system programming
    - 1.8V ISP using IEEE 1532 (JTAG) interface
  - IEEE1149.1 JTAG Boundary Scan Test
  - Optional Schmitt-trigger input (per pin)
  - Unsurpassed low power management
    - DataGATE enable (DGE) signal control
  - Two separate I/O banks
  - RealDigital 100% CMOS product term generation
  - Flexible clocking modes
    - Optional DualEDGE triggered registers
    - Clock divider (divide by 2, 4, 6, 8, 10, 12, 14, 16)
    - CoolCLOCK
  - Global signal options with macrocell control
    - Multiple global clocks with phase selection per macrocell
    - Multiple global output enables
    - Global set/reset
  - Advanced design security
  - PLA architecture
    - Superior pinout retention
    - 100% product term routability across function block
  - Open-drain output option for Wired-OR and LED drive
  - Optional bus-hold, 3-state or weak pull-up on selected I/O pins
  - Optional configurable grounds on unused I/Os
  - Mixed I/O voltages compatible with 1.5V, 1.8V, 2.5V, and 3.3V logic levels

- Hot pluggable

WARNING: Programming temperature range of  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ .

## Description

The CoolRunner-II Automotive 256-macrocell device is designed for both high performance and low power applications. This lends power savings to high-end communication equipment and high speed to battery operated devices. Due to the low power stand-by and dynamic operation, overall system reliability is improved.

This device consists of sixteen Function Blocks inter-connected by a low power Advanced Interconnect Matrix (AIM). The AIM feeds 40 true and complement inputs to each Function Block. The Function Blocks consist of a 40 by 56 P-term PLA and 16 macrocells which contain numerous configuration bits that allow for combinational or registered modes of operation.

Additionally, these registers can be globally reset or preset and configured as a D or T flip-flop or as a D latch. There are also multiple clock signals, both global and local product term types, configured on a per macrocell basis. Output pin configurations include slew rate limit, bus hold, pull-up, open drain and programmable grounds. A Schmitt-trigger input is available on a per input pin basis. In addition to storing macrocell output states, the macrocell registers may be configured as "direct input" registers to store signals directly from input pins.

Clocking is available on a global or Function Block basis. Three global clocks are available for all Function Blocks as a synchronous clock source. Macrocell registers can be individually configured to power up to the zero or one state. A global set/reset control line is also available to asynchronously set or reset selected registers during operation. Additional local clock, synchronous clock-enable, asynchronous set/reset and output enable signals can be formed using product terms on a per-macrocell or per-Function Block basis.

A DualEDGE flip-flop feature is also available on a per macrocell basis. This feature allows high performance synchronous operation based on lower frequency clocking to help reduce the total power consumption of the device.

Circuitry has also been included to divide one externally supplied global clock (GCK2) by eight different selections. This yields divide by even and odd clock frequencies.

The use of the clock divide (division by 2) and DualEDGE flip-flop gives the resultant CoolCLOCK feature.

DataGATE is a method to selectively disable inputs of the CPLD that are not of interest during certain points in time. By mapping a signal to the DataGATE function, lower power can be achieved due to reduction in signal switching.

Another feature that eases voltage translation is I/O banking. Two I/O banks are available on the CoolRunner-II Automotive 256-macrocell device that permit easy interfacing to 3.3V, 2.5V, 1.8V, and 1.5V devices.

The CoolRunner-II Automotive 256-macrocell CPLD is I/O compatible with various I/O standards (see Table 1). This device is also 1.5V I/O compatible with the use of Schmitt-trigger inputs.

### RealDigital Design Technology

Xilinx® CoolRunner-II Automotive CPLDs are fabricated on a 0.18 micron process technology which is derived from leading edge FPGA product development. CoolRunner-II Automotive CPLDs employ RealDigital, a design technique that makes use of CMOS technology in both the fabrication and design methodology. RealDigital design technology employs a cascade of CMOS gates to implement sum of products instead of traditional sense amplifier methodology.

Due to this technology, Xilinx CoolRunner-II Automotive CPLDs achieve both high-performance and low power operation.

### Supported I/O Standards

The CoolRunner-II Automotive 256-macrocell device features LVCMOS and LVTTTL I/O implementations. See Table 1 for I/O standard voltages. The LVTTTL I/O standard is a general-purpose EIA/JEDEC standard for 3.3V applications that use an LVTTTL input buffer and Push-Pull output buffer. The LVCMOS standard is used in 3.3V, 2.5V, 1.8V applications. CoolRunner-II Automotive CPLDs are also 1.5V I/O compatible with the use of Schmitt-trigger inputs.

Table 1: I/O Standards for XA2C256

IOSTANDARD Attribute	Output V <sub>CCIO</sub>	Input V <sub>CCIO</sub>
LVTTTL	3.3	3.3
LVCMOS33	3.3	3.3
LVCMOS25	2.5	2.5
LVCMOS18	1.8	1.8
LVCMOS15 (1)	1.5	1.5

(1) LVCMOS15 requires Schmitt-trigger inputs.




Figure 1: I<sub>CC</sub> vs Frequency

Table 2: I<sub>CC</sub> vs Frequency (LVCMOS 1.8V T<sub>A</sub> = 25°C)(1)

	Frequency (MHz)						
	0	30	50	70	100	120	150
Typical I <sub>CC</sub> (mA)	0.021	11.68	19.40	27.01	38.18	45.54	56.32

**Notes:**

- 16-bit up/down, resettable binary counter (one counter per function block).

## Absolute Maximum Ratings

Symbol	Description	Value	Units
$V_{CC}$	Supply voltage relative to ground	-0.5 to 2.0	V
$V_{CCIO}$	Supply voltage for output drivers	-0.5 to 4.0	V
$V_{JTAG}^{(2)}$	JTAG input voltage limits	-0.5 to 4.0	V
$V_{CCAUX}$	JTAG input supply voltage	-0.5 to 4.0	V
$V_{IN}^{(1)}$	Input voltage relative to ground	-0.5 to 4.0	V
$V_{TS}^{(1)}$	Voltage applied to 3-state output	-0.5 to 4.0	V
$T_{STG}^{(3)}$	Storage Temperature (ambient)	-65 to +150	°C
$T_J$	Junction Temperature	+125	°C

### Notes:

- Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easiest to achieve. During transitions, the device pins may undershoot to -2.0V or overshoot to +4.5V, provided this over or undershoot lasts less than 10 ns and with the forcing current being limited to 200 mA.
- Valid over commercial temperature range.
- For soldering guidelines and thermal considerations, see the [Device Package User Guide](#). For Pb-free packages, see [XAPP427](#).

## Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units	
$V_{CC}$	Supply voltage for internal logic and input buffers	Industrial $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	1.7	1.9	V
		Q-Grade $T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$	1.7	1.9	V
		$T_J$ Maximum = $+125^{\circ}\text{C}$			
$V_{CCIO}$	Supply voltage for output drivers @ 3.3V operation	3.0	3.6	V	
	Supply voltage for output drivers @ 2.5V operation	2.3	2.7	V	
	Supply voltage for output drivers @ 1.8V operation	1.7	1.9	V	
	Supply voltage for output drivers @ 1.5V operation	1.4	1.6	V	
$V_{CCAUX}$	JTAG programming	1.7	3.6	V	

## DC Electrical Characteristics (Over Recommended Operating Conditions)

Symbol	Parameter	Test Conditions	Typical	Max.	Units
$I_{CCSB}$	Standby current Industrial	$V_{CC} = 1.9\text{V}$ , $V_{CCIO} = 3.6\text{V}$	54	300	$\mu\text{A}$
$I_{CCSB}$	Standby current Q-grade	$V_{CC} = 1.9\text{V}$ , $V_{CCIO} = 3.6\text{V}$	54	2.5	mA
$I_{CC}$	Dynamic current	$f = 1\text{ MHz}$	-	3.0	mA
		$f = 50\text{ MHz}$	-	30	mA
$C_{JTAG}$	JTAG input capacitance	$f = 1\text{ MHz}$	-	10	pF
$C_{CLK}$	Global clock input capacitance	$f = 1\text{ MHz}$	-	12	pF
$C_{IO}$	I/O capacitance	$f = 1\text{ MHz}$	-	10	pF
$I_{IL}^{(2)}$	Input leakage current	$V_{IN} = 0\text{V}$ or $V_{CCIO}$ to 3.9V	-	$\pm 10$	$\mu\text{A}$
$I_{IH}^{(2)}$	I/O High-Z leakage	$V_{IN} = 0\text{V}$ or $V_{CCIO}$ to 3.9V	-	$\pm 10$	$\mu\text{A}$

### Notes:

- 16-bit up/down, resettable binary counter (one counter per function block) tested at  $V_{CC} = V_{CCIO} = 1.9\text{V}$

## LVC MOS 3.3V and LV TTL 3.3V DC Voltage Specifications

Symbol	Parameter	Test Conditions	Min.	Max.	Units
$V_{CCIO}$	Input source voltage	-	3.0	3.6	V
$V_{IH}$	High level input voltage	-	2	3.9	V
$V_{IL}$	Low level input voltage	-	-0.3	0.8	V
$V_{OH}$	High level output voltage, Industrial grade	$I_{OH} = -8 \text{ mA}, V_{CCIO} = 3\text{V}$	$V_{CCIO} - 0.4\text{V}$	-	V
		$I_{OH} = -0.1 \text{ mA}, V_{CCIO} = 3\text{V}$	$V_{CCIO} - 0.2\text{V}$	-	V
	High level output voltage, Q-grade	$I_{OH} = -4 \text{ mA}, V_{CCIO} = 3\text{V}$	$V_{CCIO} - 0.4\text{V}$	-	V
		$I_{OH} = -0.1 \text{ mA}, V_{CCIO} = 3\text{V}$	$V_{CCIO} - 0.2\text{V}$	-	V
$V_{OL}$	High level output voltage, Industrial grade	$I_{OL} = 8 \text{ mA}, V_{CCIO} = 3\text{V}$	-	0.4	V
		$I_{OL} = 0.1 \text{ mA}, V_{CCIO} = 3\text{V}$	-	0.2	V
	High level output voltage, Q-grade	$I_{OL} = 4 \text{ mA}, V_{CCIO} = 3\text{V}$	-	0.4	V
		$I_{OL} = 0.1 \text{ mA}, V_{CCIO} = 3\text{V}$	-	0.2	V

## LVC MOS 2.5V DC Voltage Specifications

Symbol	Parameter	Test Conditions	Min.	Max.	Units
$V_{CCIO}$	Input source voltage	-	2.3	2.7	V
$V_{IH}$	High level input voltage	-	1.7	$V_{CCIO} + 0.3^{(1)}$	V
$V_{IL}$	Low level input voltage	-	-0.3	0.7	V
$V_{OH}$	High level output voltage, Industrial grade	$I_{OH} = -8 \text{ mA}, V_{CCIO} = 2.3\text{V}$	$V_{CCIO} - 0.4\text{V}$	-	V
		$I_{OH} = -0.1 \text{ mA}, V_{CCIO} = 2.3\text{V}$	$V_{CCIO} - 0.2\text{V}$	-	V
	High level output voltage, Q-grade	$I_{OH} = -4 \text{ mA}, V_{CCIO} = 2.3\text{V}$	$V_{CCIO} - 0.4\text{V}$	-	V
		$I_{OH} = -0.1 \text{ mA}, V_{CCIO} = 2.3\text{V}$	$V_{CCIO} - 0.2\text{V}$	-	V
$V_{OL}$	High level output voltage, Industrial grade	$I_{OL} = 8 \text{ mA}, V_{CCIO} = 2.3\text{V}$	-	0.4	V
		$I_{OL} = 0.1 \text{ mA}, V_{CCIO} = 2.3\text{V}$	-	0.2	V
	High level output voltage, Q-grade	$I_{OL} = 4 \text{ mA}, V_{CCIO} = 2.3\text{V}$	-	0.4	V
		$I_{OL} = 0.1 \text{ mA}, V_{CCIO} = 2.3\text{V}$	-	0.2	V

1. The  $V_{IH}$  Max value represents the JEDEC specification for LVC MOS25. The CoolRunner-II input buffer can tolerate up to 3.9V without physical damage.

## LVC MOS 1.8V DC Voltage Specifications

Symbol	Parameter	Test Conditions	Min.	Max.	Units
$V_{CCIO}$	Input source voltage	-	1.7	1.9	V
$V_{IH}$	High level input voltage	-	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3^{(1)}$	V
$V_{IL}$	Low level input voltage	-	-0.3	$0.35 \times V_{CCIO}$	V
$V_{OH}$	High level output voltage, Industrial grade	$I_{OH} = -8 \text{ mA}, V_{CCIO} = 1.7\text{V}$	$V_{CCIO} - 0.45$	-	V
		$I_{OH} = -0.1 \text{ mA}, V_{CCIO} = 1.7\text{V}$	$V_{CCIO} - 0.2$	-	V
	High level output voltage, Q-grade	$I_{OH} = -4 \text{ mA}, V_{CCIO} = 1.7\text{V}$	$V_{CCIO} - 0.45$	-	V
		$I_{OH} = -0.1 \text{ mA}, V_{CCIO} = 1.7\text{V}$	$V_{CCIO} - 0.2$	-	V

Symbol	Parameter	Test Conditions	Min.	Max.	Units
V <sub>OL</sub>	High level output voltage, Industrial grade	I <sub>OL</sub> = 8 mA, V <sub>CCIO</sub> = 1.7V	-	0.45	V
		I <sub>OL</sub> = 0.1 mA, V <sub>CCIO</sub> = 1.7V	-	0.2	V
	High level output voltage, Q-grade	I <sub>OL</sub> = 4 mA, V <sub>CCIO</sub> = 1.7V	-	0.45	V
		I <sub>OL</sub> = 0.1 mA, V <sub>CCIO</sub> = 1.7V	-	0.2	V

1. The V<sub>IH</sub> Max value represents the JEDEC specification for LVCMOS18. The CoolRunner-II input buffer can tolerate up to 3.9V without physical damage.

### LVCMOS 1.5V DC Voltage Specifications<sup>(1)</sup>

Symbol	Parameter	Test Conditions	Min.	Max.	Units
V <sub>CCIO</sub>	Input source voltage	-	1.4	1.6	V
V <sub>T+</sub>	Input hysteresis threshold voltage	-	0.5 x V <sub>CCIO</sub>	0.8 x V <sub>CCIO</sub>	V
V <sub>T-</sub>		-	0.2 x V <sub>CCIO</sub>	0.5 x V <sub>CCIO</sub>	V
V <sub>OH</sub>	High level output voltage, Industrial grade	I <sub>OH</sub> = -8 mA, V <sub>CCIO</sub> = 1.4V	V <sub>CCIO</sub> - 0.45	-	V
		I <sub>OH</sub> = -0.1 mA, V <sub>CCIO</sub> = 1.4V	V <sub>CCIO</sub> - 0.2	-	V
	High level output voltage, Q-grade	I <sub>OH</sub> = -4 mA, V <sub>CCIO</sub> = 1.4V	V <sub>CCIO</sub> - 0.45	-	V
		I <sub>OH</sub> = -0.1 mA, V <sub>CCIO</sub> = 1.4V	V <sub>CCIO</sub> - 0.2	-	V
V <sub>OL</sub>	High level output voltage, Industrial grade	I <sub>OL</sub> = 8 mA, V <sub>CCIO</sub> = 1.4V	-	0.4	V
		I <sub>OL</sub> = 0.1 mA, V <sub>CCIO</sub> = 1.4V	-	0.2	V
	High level output voltage, Q-grade	I <sub>OL</sub> = 4 mA, V <sub>CCIO</sub> = 1.4V	-	0.4	V
		I <sub>OL</sub> = 0.1 mA, V <sub>CCIO</sub> = 1.4V	-	0.2	V

**Notes:**

1. Hysteresis used on 1.5V inputs.

### Schmitt Trigger Input DC Voltage Specifications

Symbol	Parameter	Test Conditions	Min.	Max.	Units
V <sub>CCIO</sub>	Input source voltage	-	1.4	3.9	V
V <sub>T+</sub>	Input hysteresis threshold voltage	-	0.5 x V <sub>CCIO</sub>	0.8 x V <sub>CCIO</sub>	V
V <sub>T-</sub>		-	0.2 x V <sub>CCIO</sub>	0.5 x V <sub>CCIO</sub>	V

### AC Electrical Characteristics Over Recommended Operating Conditions

Symbol	Parameter	-7		-8		Units
		Min.	Max.	Min.	Max.	
T <sub>PD1</sub>	Propagation delay single p-term	-	7.0	-	7.0	ns
T <sub>PD2</sub>	Propagation delay OR array	-	7.5	-	7.5	ns
T <sub>SUD</sub>	Direct input register clock setup time	3.0	-	3.0	-	ns
T <sub>SU1</sub>	Setup time (single p-term)	2.8	-	3.4	-	ns
T <sub>SU2</sub>	Setup time (OR array)	3.3	-	3.9	-	ns
T <sub>HD</sub>	Direct input register hold time	0	-	0.4	-	ns
T <sub>H</sub>	P-term hold time	0	-	0.4	-	ns
T <sub>CO</sub>	Clock to output	-	6.0	-	6.0	ns

Symbol	Parameter	-7		-8		Units
		Min.	Max.	Min.	Max.	
$F_{TOGGLE}^{(1)}$	Internal toggle rate	-	300	-	300	MHz
$F_{SYSTEM1}^{(2)}$	Maximum system frequency	-	152	-	139	MHz
$F_{SYSTEM2}^{(2)}$	Maximum system frequency	-	141	-	130	MHz
$F_{EXT1}^{(3)}$	Maximum external frequency	-	114	-	106	MHz
$F_{EXT2}^{(3)}$	Maximum external frequency	-	108	-	101	MHz
$T_{PSUD}$	Direct input register p-term clock setup time	1.7	-	2.0	-	ns
$T_{PSU1}$	P-term clock setup time (single p-term)	1.5	-	1.9	-	ns
$T_{PSU2}$	P-term clock setup time (OR array)	2.0	-	2.4	-	ns
$T_{PHD}$	Direct input register p-term clock hold time	1.2	-	1.8	-	ns
$T_{PH}$	P-term clock hold	1.0	-	1.3	-	ns
$T_{PCO}$	P-term clock to output	-	7.3	-	8.4	ns
$T_{OE}/T_{OD}$	Global OE to output enable/disable	-	7.0	-	7.0	ns
$T_{POE}/T_{POD}$	P-term OE to output enable/disable	-	8.0	-	9.1	ns
$T_{MOE}/T_{MOD}$	Macrocell driven OE to output enable/disable	-	9.9	-	9.9	ns
$T_{PAO}$	P-term set/reset to output valid	-	8.1	-	8.6	ns
$T_{AO}$	Global set/reset to output valid	-	7.6	-	7.6	ns
$T_{SUEC}$	Register clock enable setup time	3.1	-	3.5	-	ns
$T_{HEC}$	Register clock enable hold time	0.0	-	0.0	-	ns
$T_{CW}$	Global clock pulse width High or Low	1.6	-	1.6	-	ns
$T_{PCW}$	P-term pulse width High or Low	7.5	-	7.5	-	ns
$T_{APRPW}$	Asynchronous preset/reset pulse width (High or Low)	7.5	-	7.5	-	ns
$T_{DGSU}$	Set-up before DataGATE latch assertion	0.0	-	0.0	-	ns
$T_{DGH}$	Hold to DataGATE latch assertion	6.0	-	6.0	-	ns
$T_{DGR}$	DataGATE recovery to new data	-	9.0	-	9.3	ns
$T_{DGW}$	DataGATE low pulse width	3.5	-	3.5	-	ns
$T_{CDRSU}$	CDRST setup time before falling edge GCLK2	2.0	-	2.0	-	ns
$T_{CDRH}$	Hold time CDRST after falling edge GCLK2	0.0	-	0.0	-	ns
$T_{CONFIG}^{(4)}$	Configuration time	-	150	-	150	$\mu$ s

**Notes:**

- $F_{TOGGLE}$  is the maximum clock frequency to which a T flip-flop can reliably toggle (see the CoolRunner-II Automotive CPLD family data sheet for more information).
- $F_{SYSTEM1}$  ( $1/T_{CYCLE}$ ) is the internal operating frequency for a device fully populated with one 16-bit counter through one p-term per macrocell while  $F_{SYSTEM2}$  is through the OR array.
- $F_{EXT1}$  ( $1/T_{SU1}+T_{CO}$ ) is the maximum external frequency using one p-term while  $F_{EXT2}$  is through the OR array.
- Typical configuration current during  $T_{CONFIG}$  is approximately 7.7 mA.

## Internal Timing Parameters

Symbol	Parameter <sup>(2)</sup>	-7		-8		Units
		Min.	Max.	Min.	Max.	
<b>Buffer Delays</b>						
T <sub>IN</sub>	Input buffer delay	-	2.6	-	2.6	ns
T <sub>DIN</sub>	Direct data register input delay	-	3.9	-	3.3	ns
T <sub>GCK</sub>	Global Clock buffer delay	-	2.7	-	2.7	ns
T <sub>GSR</sub>	Global set/reset buffer delay	-	3.5	-	4.1	ns
T <sub>GTS</sub>	Global 3-state buffer delay	-	3.0	-	3.0	ns
T <sub>OUT</sub>	Output buffer delay	-	2.6	-	2.6	ns
T <sub>EN</sub>	Output buffer enable/disable delay	-	4.0	-	4.0	ns
<b>P-term Delays</b>						
T <sub>CT</sub>	Control term delay	-	1.4	-	2.5	ns
T <sub>LOGI1</sub>	Single P-term delay adder	-	1.1	-	1.1	ns
T <sub>LOGI2</sub>	Multiple P-term delay adder	-	0.5	-	0.5	ns
<b>Macrocell Delay</b>						
T <sub>PDI</sub>	Input to output valid	-	0.7	-	0.7	ns
T <sub>LDI</sub>	Setup before clock (transparent latch)	-	2.5	-	2.5	ns
T <sub>SUI</sub>	Setup before clock	1.8	-	2.4	-	ns
T <sub>HI</sub>	Hold after clock	0.0	-	0.0	-	ns
T <sub>ECSU</sub>	Enable clock setup time	1.8	-	1.1	-	ns
T <sub>ECHO</sub>	Enable clock hold time	0.0	-	0.0	-	ns
T <sub>COI</sub>	Clock to output valid	-	0.7	-	0.7	ns
T <sub>AOI</sub>	Set/reset to output valid	-	1.5	-	0.9	ns
<b>Feedback Delays</b>						
T <sub>F</sub>	Feedback delay	-	3.0	-	3.0	ns
T <sub>OEM</sub>	Macrocell to global OE delay	-	2.5	-	2.5	ns
<b>I/O Standard Time Adder Delays 1.5V CMOS</b>						
T <sub>HYS15</sub>	Hysteresis input adder	-	4.0	-	4.0	ns
T <sub>OUT15</sub>	Output adder	-	1.0	-	1.0	ns
T <sub>SLEW15</sub>	Output slew rate adder	-	5.0	-	5.0	ns
<b>I/O Standard Time Adder Delays 1.8V CMOS</b>						
T <sub>HYS18</sub>	Hysteresis input adder	-	3.0	-	3.0	ns
T <sub>OUT18</sub>	Output adder	-	0.0	-	0.0	ns
T <sub>SLEW</sub>	Output slew rate adder	-	4.0	-	4.0	ns

### Internal Timing Parameters (Continued)


Symbol	Parameter <sup>(2)</sup>	-7		-8		Units
		Min.	Max.	Min.	Max.	
<b>I/O Standard Time Adder Delays 2.5V CMOS</b>						
T <sub>IN25</sub>	Standard input adder	-	0.7	-	0.7	ns
T <sub>HYS25</sub>	Hysteresis input adder	-	3.0	-	3.0	ns
T <sub>OUT25</sub>	Output adder	-	1.0	-	1.0	ns
T <sub>SLEW25</sub>	Output slew rate adder	-	4.0	-	4.0	ns
<b>I/O Standard Time Adder Delays 3.3V CMOS/TTL</b>						
T <sub>IN33</sub>	Standard input adder	-	0.7	-	0.7	ns
T <sub>HYS33</sub>	Hysteresis input adder	-	3.0	-	3.0	ns
T <sub>OUT33</sub>	Output adder	-	1.6	-	1.6	ns
T <sub>SLEW33</sub>	Output slew rate adder	-	4.0	-	4.0	ns

**Notes:**

1. 1.5 ns input pin signal rise/fall.


### Switching Characteristics

### AC Test Circuit



DS092\_02\_092302

Figure 2: Derating Curve for T<sub>PD</sub>



Output Type	R <sub>1</sub>	R <sub>2</sub>	C <sub>L</sub>
LVTTL33	268Ω	235Ω	35 pF
LVCMOS33	275Ω	275Ω	35 pF
LVCMOS25	188Ω	188Ω	35pF
LVCMOS18	112.5Ω	112.5Ω	35pF
LVCMOS15	150Ω	150Ω	35pF

C<sub>L</sub> includes test fixtures and probe capacitance.  
1.5 nsec maximum rise/fall times on inputs.

DS ACT 08 14 02

Figure 3: AC Load Circuit






Figure 4: Typical I/V Curve for XA2C256

## Pin Descriptions

Function Block	Macro-cell	VQG100	TQG144	I/O Bank
1	1	-	-	2
1	2	-	-	2
1(GSR)	3	99	143	2
1	4	-	142	2
1	5	-	-	2
1	6	97	140	2
1	7	-	-	-
1	8	-	-	-
1	9	-	-	-
1	10	-	-	-
1	11	-	-	-
1	12	96	139	2
1	13	95	138	2
1	14	94	137	2
1	15	-	-	2
1	16	-	-	2
2(GTS2)	1	1	2	2
2	2	-	-	2
2(GTS3)	3	2	3	2
2	4	-	4	2
2(GTS0)	5	3	5	2
2	6	-	-	2
2	7	-	-	-
2	8	-	-	-
2	9	-	-	-
2	10	-	-	-
2	11	-	-	-
2(GTS1)	12	4	6	2
2	13	-	7	2
2	14	6	9	2
2	15	7	10	2
2	16	-	-	2

## Pin Descriptions (Continued)

Function Block	Macro-cell	VQG100	TQG144	I/O Bank
3	1	-	136	2
3	2	-	135	2
3	3	-	134	2
3	4	-	-	2
3	5	93	133	2
3	6	-	-	2
3	7	-	-	-
3	8	-	-	-
3	9	-	-	-
3	10	-	-	-
3	11	-	-	-
3	12	92	-	2
3	13	-	-	2
3	14	91	132	2
3	15	-	-	2
3	16	90	131	2
4	1	8	11	2
4	2	9	12	2
4	3	10	13	2
4	4	-	14	2
4	5	11	15	2
4	6	12	16	2
4	7	-	-	-
4	8	-	-	-
4	9	-	-	-
4	10	-	-	-
4	11	-	-	-
4	12	-	17	2
4	13	13	-	2
4	14	-	18	2
4	15	-	-	2
4	16	-	-	2

**Pin Descriptions (Continued)**

Function Block	Macro-cell	VQG100	TQG144	I/O Bank
5	1	-	-	1
5	2	-	33	1
5	3	-	-	1
5(GCK1)	4	23	32	1
5	5	-	31	1
5(GCK0)	6	22	30	1
5	7	-	-	-
5	8	-	-	-
5	9	-	-	-
5	10	-	-	-
5	11	-	-	-
5	12	-	-	1
5	13	-	-	1
5	14	-	28	1
5	15	-	-	1
5	16	-	-	1
6	1	-	34	1
6(CDRST)	2	24	35	1
6	3	-	-	1
6(GCK2)	4	27	38	1
6	5	-	-	1
6	6	-	-	1
6	7	-	-	-
6	8	-	-	-
6	9	-	-	-
6	10	-	-	-
6	11	-	-	-
6(DGE)	12	28	39	1
6	13	-	40	1
6	14	29	41	1
6	15	-	42	1
6	16	30	43	1

**Pin Descriptions (Continued)**

Function Block	Macro-cell	VQG100	TQG144	I/O Bank
7	1	-	-	1
7	2	-	-	1
7	3	-	-	1
7	4	-	-	1
7	5	19	26	1
7	6	18	25	1
7	7	-	-	-
7	8	-	-	-
7	9	-	-	-
7	10	-	-	-
7	11	17	24	1
7	12	16	23	1
7	13	15	22	1
7	14	14	21	1
7	15	-	20	1
7	16	-	19	1
8	1	-	44	1
8	2	-	45	1
8	3	-	46	1
8	4	-	-	1
8	5	-	48	1
8	6	32	49	1
8	7	-	-	-
8	8	-	-	-
8	9	-	-	-
8	10	-	-	-
8	11	33	50	1
8	12	34	51	1
8	13	35	52	1
8	14	36	-	1
8	15	37	-	1
8	16	-	-	1

**Pin Descriptions (Continued)**

Function Block	Macro-cell	VQG100	TQG144	I/O Bank
9	1	78	112	2
9	2	79	113	2
9	3	-	-	2
9	4	80	114	2
9	5			2
9	6	81	115	2
9	7	-	-	-
9	8	-	-	-
9	9	-	-	-
9	10	-	-	-
9	11	-	-	2
9	12	82	116	2
9	13	-	117	2
9	14	-	118	2
9	15	-	119	2
9	16	-	-	2
10	1	77	111	2
10	2	76	110	2
10	3	74	107	2
10	4	73	106	2
10	5	72	105	2
10	6	71	104	2
10	7	-	-	-
10	8	-	-	-
10	9	-	-	-
10	10	-	-	-
10	11			2
10	12	70	103	2
10	13	-	-	2
10	14	-	102	2
10	15	-	-	2
10	16	-	101	2

**Pin Descriptions (Continued)**

Function Block	Macro-cell	VQG100	TQG144	I/O Bank
11	1	-	-	2
11	2	-	-	2
11	3	-	-	2
11	4	-	-	2
11	5	-	120	2
11	6	-	121	2
11	7	-	-	-
11	8	-	-	-
11	9	-	-	-
11	10	-	-	-
11	11	85	124	2
11	12	86	125	2
11	13	87	126	2
11	14	89	128	2
11	15	-	129	2
11	16	-	130	2
12	1	-	-	2
12	2	-	100	2
12	3	-	-	2
12	4	-	-	2
12	5	-	-	2
12	6	-	-	2
12	7	-	-	-
12	8	-	-	-
12	9	-	-	-
12	10	-	-	-
12	11	68	98	2
12	12	-	97	2
12	13	67	96	2
12	14	66	95	2
12	15	65	94	2
12	16	-	-	2

### Pin Descriptions (Continued)

Function Block	Macro-cell	VQG100	TQG144	I/O Bank
13	1	-	75	1
13	2	53	76	1
13	3	-	77	1
13	4	54	-	1
13	5	-	78	1
13	6	55	79	1
13	7	-	-	-
13	8	-	-	-
13	9	-	-	-
13	10	-	-	-
13	11	-	-	-
13	12	-	80	1
13	13	56	81	1
13	14	-	82	1
13	15	-	-	1
13	16	-	-	1
14	1	52	74	1
14	2	-	71	1
14	3	50	70	1
14	4	-	69	1
14	5	49	-	1
14	6	-	68	1
14	7	-	-	-
14	8	-	-	-
14	9	-	-	-
14	10	-	-	-
14	11	-	-	-
14	12	-	-	1
14	13	-	66	1
14	14	46	64	1
14	15	44	-	1
14	16	-	61	1

### Pin Descriptions (Continued)

Function Block	Macro-cell	VQG100	TQG144	I/O Bank
15	1	-	-	1
15	2	-	83	1
15	3	-	-	1
15	4	-	-	1
15	5	-	-	1
15	6	-	-	1
15	7	-	-	-
15	8	-	-	-
15	9	-	-	-
15	10	-	-	-
15	11	58	85	1
15	12	59	86	1
15	13	60	87	1
15	14	61	88	1
15	15	63	91	1
15	16	64	92	1
16	1	-	-	1
16	2	-	-	1
16	3	-	-	1
16	4	-	-	1
16	5	43	60	1
16	6	42	59	1
16	7	-	-	-
16	8	-	-	-
16	9	-	-	-
16	10	-	-	-
16	11	41	58	1
16	12	40	57	1
16	13	39	56	1
16	14	-	-	1
16	15	-	54	1
16	16	-	53	1

**Notes:**

1. GTS = global output enable, GSR = global reset/set, GCK = global clock, CDRST = clock divide reset, DGE = DataGATE enable.
2. GTS, GSR and GCK pins can be used for general purpose I/O.

**XA2C256 JTAG, Power/Ground, No Connect Pins and Total User I/O**


Pin Type	VQG100	TQG144
TCK	48	67
TDI	45	63
TDO	83	122
TMS	47	65
V <sub>CCAUX</sub> (JTAG supply voltage)	5	8
Power internal (V <sub>CC</sub> )	26, 57	1, 37, 84
Power Bank 1 I/O (V <sub>CCI01</sub> )	20, 38, 51	27, 55, 73, 93
Power Bank 2 I/O (V <sub>CCI02</sub> )	88, 98	109, 127, 141
Ground	21, 25, 31, 62, 69, 75, 84, 100	29, 36, 47, 62, 72, 89, 90, 99, 108, 123, 144
No connects	-	-
Total user I/O	80	118

**Ordering Information**


Part Number	Pin/Ball Spacing	$\theta_{JA}$ (C/Watt)	$\theta_{JC}$ (C/Watt)	Package Type	Package Body Dimensions	I/O	Industrial (I) <sup>(1)</sup> Hi-T (Q)
XA2C256-7VQG100I	0.5mm	43.1	10.9	Very Thin Quad Flat Pack; Pb-free	14mm x 14mm	80	I
XA2C256-8VQG100Q	0.5mm	43.1	10.9	Very Thin Quad Flat Pack; Pb-free	14mm x 14mm	80	Q
XA2C256-7TQG144I	0.5mm	37.2	7.2	Thin Quad Flat Pack; Pb-free	20mm x 20mm	118	I
XA2C256-8TQG144Q	0.5mm	37.2	7.2	Thin Quad Flat Pack; Pb-free	20mm x 20mm	118	Q

**Notes:**

1. I = Industrial (T<sub>A</sub> = -40°C to +85°C); Q = Automotive (T<sub>A</sub> = -40°C to +105°C with T<sub>J</sub> Maximum = +125°C).




## Device Part Marking



Part Marking for all non chip scale packages


Figure 5: Sample Package with Part Marking



- (1) - Global Output Enable
- (2) - Global Clock
- (3) - Global Set/Reset
- (4) - Clock Divide Reset
- (5) - Data Gate

Figure 6: VQG100 Very Thin Quad Flat Pack





- (1) - Global Output Enable
- (2) - Global Clock
- (3) - Global Set/Reset
- (4) - Clock Divide Reset
- (5) - DataGATE Enable

Figure 7: TQG144 Thin Quad Flat Pack

## CoolRunner-II Automotive Requirements and Recommendations

### Requirements

The following requirements are for all automotive applications:

1. Use a monotonic, fast ramp power supply to power up CoolRunner-II. A  $V_{CC}$  ramp time of less than 1 ms is required.
2. Do not float I/O pins during device operation. Floating I/O pins can increase  $I_{CC}$  as input buffers will draw 1–2 mA per floating input. In addition, when I/O pins are floated, noise can propagate to the center of the CPLD.

I/O pins should be appropriately terminated with bus-hold or pull-up. Unused I/Os can also be configured as  $C_{GND}$  (programmable GND).

3. Do not drive I/O pins without  $V_{CC}/V_{CCIO}$  powered.
4. Sink current when driving LEDs. Because all Xilinx CPLDs have N-channel pull-down transistors on outputs, it is required that an LED anode is sourced through a resistor externally to  $V_{CC}$ . Consequently, this will give the brightest solution.

5. Avoid pull-down resistors. Always use external pull-up resistors if external termination is required. This is because the CoolRunner-II Automotive CPLD, which includes some I/O driving circuits beyond the input and output buffers, may have contention with external pull-down resistors, and, consequently, the I/O will not switch as expected.
  6. Do not drive I/Os pins above the  $V_{CCIO}$  assigned to its I/O bank.
    - a. The current flow can go into  $V_{CCIO}$  and affect a user voltage regulator.
    - b. It can also increase undesired leakage current associated with the device.
    - c. If done for too long, it can reduce the life of the device.
  7. Do not rely on the I/O states before the CPLD configures. During power up, the CPLD I/Os may be affected by internal or external signals.
  8. Use a voltage regulator which can provide sufficient current during device power up. As a rule of thumb, the regulator needs to provide at least three times the peak current while powering up a CPLD in order to guarantee the CPLD can configure successfully.
  9. Ensure external JTAG terminations for TMS, TCK, TDI, TDO should comply with the IEEE 1149.1. All Xilinx CPLDs have internal weak pull-ups on TDI, TMS, and TCK.
  10. Attach all CPLD  $V_{CC}$  and GND pins in order to have necessary power and ground supplies around the CPLD.
  11. Decouple all  $V_{CC}$  and  $V_{CCIO}$  pins with capacitors of 0.01  $\mu\text{F}$  and 0.1  $\mu\text{F}$  closest to the pins for each  $V_{CC}/V_{CCIO}$ -GND pair.
  12. Configure I/Os properly. CoolRunner-II Automotive CPLDs have I/O banks; therefore, signals must be assigned to appropriate banks (LVCMOS33, LVCMOS18 ...).
1. Use strict synchronous design (only one clocking event) if possible. A synchronous system is more robust than an asynchronous one.
  2. Include JTAG stakes on the PCB. JTAG stakes can be used to test the part on the PCB. They add benefit in reprogramming part on the PCB, inspecting chip internals with INTEST, identifying stuck pins, and inspecting programming patterns (if not secured).
  3. CoolRunner-II Automotive CPLDs work with any power sequence, but it is preferable to power the  $V_{CCI}$  (internal  $V_{CC}$ ) before the  $V_{CCIO}$  for the applications in which any glitches from device I/Os are unwanted.
  4. Do not disregard report file warnings. Software identifies potential problems when compiling, so the report file is worth inspecting to see exactly how your design is mapped onto the logic.
  5. Understand the Timing Report. This report file provides a speed summary along with warnings. Read the timing file (\*.tim) carefully. Analyze key signal chains to determine limits to given clock(s) based on logic analysis.
  6. Review Fitter Report equations. Equations can be shown in ABEL-like format, or can also be displayed in Verilog or VHDL formats. The Fitter Report also includes switch settings that are very informative of other device behaviors.
  7. Let design software define pinouts if possible. Xilinx CPLD software works best when it selects the I/O pins and manages resources for users. It can spread signals around and improve pin-locking. If users must define pins, plan resources in advance.
  8. Perform a post-fit simulation for all speeds to identify any possible problems (such as race conditions) that might occur when fast-speed silicon is used instead of slow-speed silicon.
  9. Distribute SSOs (Simultaneously Switching Outputs) evenly around the CPLD to reduce switching noise.
  10. Terminate high speed outputs to eliminate noise caused by very fast rising/falling edges.

## Recommendations

The following recommendations are for all automotive applications.

## Additional Information

Additional information is available for the following CoolRunner-II topics:

- [XAPP784](#): Bulletproof CPLD Design Practices
- [XAPP375](#): Timing Model
- [XAPP376](#): Logic Engine
- [XAPP378](#): Advanced Features
- [XAPP382](#): I/O Characteristics
- [XAPP389](#): Powering CoolRunner-II
- [XAPP399](#): Assigning VREF Pins

These and other application notes can be accessed at:

[CoolRunner-II Documentation](#)

Package specifications can be accessed at:

[Device Packages](#)

## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
10/31/06	1.0	Initial Xilinx release.
05/05/07	1.1	Change to $V_{IH}$ specification for 3.3V, 2.5V and 1.8V LVCMOS.
06/22/09	1.2	Updated <a href="#">Figure 7</a> .

## Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN (“PRODUCTS”) ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

## Automotive Applications Disclaimer

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.