

# BQ25300 独立型1节、17V、 3.0A 电池充电器

## 1 特性

- 独立充电器且易于配置 •
- 高效 1.2MHz 同步开关模式降压充电器
  - 1 节电池 5V 输入、2A 电流时的充电效率为 92.5%
  - 1 节电池 9V 输入、2A 电流时的充电效率为 91.8%
- 单个输入,支持 USB 输入和高电压适配器
  - 支持 4.1V 至 17V 输入电压范围,绝对最大输入 电压额定值为 28V
  - 输入电压动态电源管理 (VINDPM) 跟踪电池电压
- 高度集成
  - 集成反向阻断和同步开关 MOSFET
  - 内部输入和充电电流感应
  - 内部环路补偿
  - 集成式自举二极管
- 3.6V/4.05V/4.15V/4.2V 充电电压
- 3.0A 最大快速充电电流
- 4.5V V<sub>BAT</sub> 下的 200nA 低电池泄漏电流
- IC 禁用模式下的 4.25 µ A VBUS 电源电流
- 120°C 时充电电流热调节
- 预充电电流:快速充电电流的 10%
- 终止电流:快速充电电流的 10%
- 充电精度
  - 充电电压调节范围为 ±0.5%
  - 充电电流调节范围为 ±10%
- 安全
  - 热调节和热关断
  - 输入欠压锁定 (UVLO) 和过压保护 (OVP)
  - 电池过充保护
  - 预充电和快速充电安全计时器
  - 如果电流设置引脚 ICHG 开路或短路,则充电被 禁用
  - 冷/热电池温度保护
  - 关于 STAT 引脚的故障报告
- 采用 WQFN 3x3-16 封装

## 2 应用


- 无线扬声器
- 条形码扫描仪
- 游戏
- 底座充电器
- 无线电动工具
- 楼宇自动化
- 医疗
- 3 说明

BQ25300 是一款高度集成的独立型开关模式电池充电 器,适用于1节锂离子和锂聚合物和磷酸铁锂电池。 BQ25300 支持 4.1V 至 17V 输入电压和 3A 快速充电 电流。该器件的集成电流感应拓扑可实现高充电效率和 低 BOM 成本。此器件具有出色的 200nA 低静态电 流,可节省电池电量并更大限度地延长便携式设备的存 放时间。BQ25300 采用 3x3 WQFN 封装,适用于 2 层布局和空间有限的应用。

| 器 | 牛 | 言 | 息 |
|---|---|---|---|
|---|---|---|---|

| 器件型号 <sup>(1)</sup> | 封装       | 封装尺寸(标称值)       |
|---------------------|----------|-----------------|
| BQ25300             | RTE WQFN | 3.00mm x 3.00mm |

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1) 录。







# **Table of Contents**

| 1 | 特性1                                   |   |
|---|---------------------------------------|---|
| 2 | 应用1                                   |   |
| 3 | 说明1                                   |   |
| 4 | Revision History2                     |   |
| 5 | Description (continued)3              |   |
|   | Device Comparison Table4              |   |
|   | Pin Configuration and Functions5      |   |
| 8 | Specifications7                       |   |
|   | 8.1 Absolute Maximum Ratings7         |   |
|   | 8.2 ESD Ratings7                      | 1 |
|   | 8.3 Recommended Operating Conditions7 |   |
|   | 8.4 Thermal Information8              |   |
|   | 8.5 Electrical Characteristics8       |   |
|   | 8.6 Timing Requirements10             |   |
|   | 8.7 Typical Characteristics12         |   |
| 9 | Detailed Description13                |   |
|   | 9.1 Overview                          |   |
|   | 9.2 Functional Block Diagram14        |   |

| 9.3 Feature Description                 | 15              |
|---|-----------------|
| 9.4 Device Functional Modes             |                 |
| 10 Application and Implementation       | 20              |
| 10.1 Application Information            |                 |
| 10.2 Typical Applications               | 20              |
| 11 Power Supply Recommendations         |                 |
| 12 Layout                               | 27              |
| 12.1 Layout Guidelines                  | <mark>27</mark> |
| 12.2 Layout Example                     | <mark>27</mark> |
| 13 Device and Documentation Support     | 29              |
| 13.1 Device Support                     | <mark>29</mark> |
| 13.2 接收文档更新通知                           | 29              |
| 13.3 支持资源                               | 29              |
| 13.4 Trademarks                         |                 |
| 13.5 静电放电警告                             |                 |
| 13.6 术语表                                |                 |
| 14 Mechanical, Packaging, and Orderable |                 |
| Information                             |                 |
|   |                 |

# **4 Revision History**

| DATE          | REVISION | NOTES           |
|---------------|----------|-----------------|
| February 2021 | *        | Initial Release |



## **5** Description (continued)

The BQ25300 supports 4.1-V to 17-V input to charge single cell batteries. The BQ25300 provides up to 3-A continuous charge current to a single cell 1S battery The device features fast charging for portable devices. Its input voltage regulation delivers maximum charging power to the battery from input source. The solution is highly integrated with an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), and low-side switching FET (LSFET, Q3).

The BQ25300 features lossless integrated current sensing to reduce power loss and BOM cost with minimized component count. It also integrates a bootstrap diode for the high-side gate drive and battery temperature monitor to simplify system design. The device initiates and completes a charging cycle without host control. The BQ25300 charge voltage and charge current are set by external resistors. The BQ25300 detects the charge voltage setting at startup and charges the battery in four phases: battery short, pre-conditioning, constant current, and constant voltage. At the end of the charging cycle, the charger automatically terminates if the charge current is below the termination current threshold and the battery voltage is above the recharge threshold. When the battery voltage falls below the recharge threshold, the charger will automatically start another charging cycle. The charger provides various safety features for battery charging and system operations, including battery temperature monitoring based on negative temperature coefficient (NTC) thermistor, charge safety timer, input over-voltage and over-current protections, as well as battery over-voltage protection. Pin open and short protection is also built in to protect against the charge current setting pin ICHG accidently open or short to GND. The thermal regulation regulates charge current to limit die temperature during high power operation or high ambient temperature conditions.

The STAT pin output reports charging status and fault conditions. When the input voltage is removed, the device automatically enters HiZ mode with very low leakage current from battery to the charger device. The BQ25300 is available in a 3 mm x 3 mm thin WQFN package.




# 6 Device Comparison Table

|   | BQ25300                  | BQ25302                 | BQ25303J                | BQ25306                        |
|---|--------------------------|-------------------------|-------------------------|--------------------------------|
| Battery Cells in Series                               | 1                        | 1                       | 1                       | 1, 2                           |
| Input Operation Voltage                               | 4.1V to 17V              | 4.1V to 6.2V            | 4.1V to 17V             | 4.1V to 17V                    |
| Charge Voltage  | 3.6V, 4.15V, 4.2V, 4.05V | 4.1V, 4.35V, 4.4V, 4.2V | 4.1V, 4.35V, 4.4V, 4.2V | programmable from 3.4V to 9.0V |
| Maximum Fast Charge Current<br>ICHG                   | 3.0A                     | 2.0A                    | 3.0A                    | 3.0A                           |
| Battery Temperature Protection<br>(JEITA or Cold/Hot) | Cold/Hot                 | Cold/Hot                | JEITA                   | Cold/Hot                       |



# 7 Pin Configuration and Functions



## 图 7-1. RTE Package 16-Pin WQFN Top View

### 表 7-1. Pin Functions

| PIN  |  | I/O <sup>(1)</sup> | DESCRIPTION   |  |  |
|------|--|--------------------|---|--|--|
| NAME | NO.  |                    | DESCRIPTION   |  |  |
| VBUS | 1  | Р                  | Charger input voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 2.2uF ceramic capacitor from VBUS to GND and place it as close as possible to IC.  |  |  |
| PMID | 16   | Р                  | Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of high-side MOSFET (HSFET). Place ceramic 10 $\mu$ F on PMID to GND and place it as close as possible to IC.   |  |  |
| SW   | 13,14  | Р                  | Switching node. Connected to output inductor. Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047 $\mu$ F bootstrap capacitor from SW to BTST.  |  |  |
| BTST | 15   | Р                  | High-side FET driver supply. Internally, the BTST is connected to the cathode of the internal boost-strap diode. Connect the 0.047 $\mu$ F bootstrap capacitor from SW to BTST.   |  |  |
| GND  | 11,12  | Р                  | Ground. Connected directly to thermal pad on the top layer. A single point connection is recommended between power ground and analog ground near the IC GND pins.   |  |  |
| REGN | 2  | Р                  | Low-side FET driver positive supply output. Connect a 2.2 $\mu$ F ceramic capacitor from REGN to GND. The capacitor should be placed close to the IC.   |  |  |
| BAT  | 10   | AI                 | Battery voltage sensing input. Connect this pin to the positive terminal of the battery pack and the node of inductor output terminal. 10-µF capacitor is recommended to connect to this pin.   |  |  |
| TS   | 7  | AI                 | Battery temperature voltage input. Connect a negative temperature coefficient thermistor (NTC). Program temperature window with a resistor divider from REGN to TS and TS to GND. Charge suspends when TS pin voltage is out of range. When TS pin is not used, connect a $10$ -k $\Omega$ resistor from REGN to TS and a $10$ -k $\Omega$ resistor from TS to GND. It is recommended to use a $103$ AT-2 thermistor. |  |  |
| ICHG | 4  | AI                 | Charge current program input. Connect a 1% resistor RICHG from this pin to ground to program the charge current as ICHG = $K_{ICHG} / R_{ICHG} (K_{ICHG} = 40,000)$ . No capacitor is allowed to connect at this pin. When ICHG pin is pulled to ground or left open, the charger stop switching and STAT pin starts blinking.  |  |  |
| STAT | AT 3 AO limiting resistor and LED. The STAT pin indicates charger status as:<br>• Charge in progress: STAT pin is pulled LOW |                    |   |  |  |
|      |  |                    | <ul> <li>Fault conditions: STAT pin blinks.</li> </ul>  |  |  |



## 表 7-1. Pin Functions (continued)

| PIN         |   | I/O <sup>(1)</sup>                  | DESCRIPTION  |  |
|-------------|---|-------------------------------------|--|--|
| NAME        | NO.                                       |                                     | DESCRIPTION  |  |
|             |   |                                     | Charge voltage setting input. VSET pin sets battery charge voltage. Program battery regulation voltage with a resistor pull-down from VSET to GND as:  |  |
| VSET        |   |                                     | • Floating (R > 200k Ω ±10%): 3.6V   |  |
|             | 9 AI • Shorted to GND (R < 510 Ω ): 4.05V | • Shorted to GND (R < 510 Ω): 4.05V |  |  |
|             |   |                                     | • R = 51k Ω ± 10%: 4.15V   |  |
|             |   |                                     | • $R = 10k \Omega \pm 10\%$ : 4.2V   |  |
|             |   |                                     | The maximum allowed capacitance on this pin is 50pF.   |  |
| POL         | 5   | AI                                  | EN pin polarity selection.   |  |
| EN          | 6   | AI                                  | Device disable input. With POL pin floating, the device is enabled with EN pin floating or pulled low, and the device is disabled if EN pin is pulled high. With POL pin grounded, the device is enabled with EN pin pulled high, and the device is disabled with EN pin pulled low or floating.   |  |
| NC          | 8   | -                                   | No connection. Keep this pin floating or grounded.   |  |
| Thermal Pad | 17  | -                                   | Ground reference for the device that is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad should be tied externally to a ground plane. Ground layer(s) are connected to thermal pad through vias under thermal pad. |  |

(1) AI = Analog input, AO = Analog Output, AIO = Analog input Output, DI = Digital input, DO = Digital Output, DIO = Digital input Output, P = Power



# 8 Specifications

## 8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|  | PARAMETER                      | MIN                   | MAX  | UNIT |
|--|--------------------------------|-----------------------|------|------|
|  | VBUS (converter not switching) | - 2                   | 28   | V    |
|  | PMID (converter not switching) | - 0.3                 | 28   | V    |
|  | SW                             | - 2( - 3<br>for 10ns) | 20   | V    |
| Voltage Range (with respect to GND)            | BTST                           | -0.3                  | 25.5 | V    |
|  | BAT                            | - 0.3                 | 11   | V    |
|  | REGN                           | - 0.3                 | 5.5  | V    |
|  | VSET                           | - 0.3                 | 11   | V    |
|  | ICHG, REGN, TS, STAT, POL, EN  | - 0.3                 | 5.5  | V    |
| Voltage Range                                  | BTST to SW                     | - 0.3                 | 5.5  | V    |
| Output Sink Current                            | STAT                           |                       | 6    | mA   |
| Output Sink Current                            | REGN                           |                       | 16   | mA   |
| Operating junction temperature, T <sub>J</sub> |                                | - 40                  | 150  | °C   |
| Storage temperature, T <sub>stg</sub>          |                                | - 65                  | 150  | °C   |

(1) Stresses beyond those listed under Absolute maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

## 8.2 ESD Ratings

|                    |                         |  | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V                  | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/<br>JEDEC JS-001, all pins <sup>(1)</sup>          | ±2000 | V    |
| V <sub>(ESD)</sub> | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup> | ±250  | V    |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                   | PARAMETER  | MIN  | NOM | MAX | UNIT |
|-------------------|--|------|-----|-----|------|
| V <sub>VBUS</sub> | Input voltage  | 4.1  |     | 17  | V    |
| V <sub>BAT</sub>  | Battery voltage  |      |     | 4.2 | V    |
| I <sub>VBUS</sub> | Input current  |      |     | 3   | А    |
| I <sub>SW</sub>   | Output current (SW)                                    |      |     | 3   | А    |
| T <sub>A</sub>    | Ambient temperature                                    | - 40 |     | 85  | °C   |
| L                 | Recommended inductance at V <sub>VBUS_MAX</sub> < 6.2V |      | 1.0 |     | μH   |
| L                 | Recommended inductance at V <sub>VBUS_MAX</sub> > 6.2V |      | 2.2 |     | μH   |
| C <sub>VBUS</sub> | Recommended capacitance at VBUS                        |      | 2.2 |     | μF   |
| C <sub>PMID</sub> | Recommended capacitance at PMID                        |      | 10  |     | μF   |
| C <sub>BAT</sub>  | Recommended capacitance at BAT                         |      | 10  |     | μF   |



## **8.4 Thermal Information**

|                        |  | BQ2530x |      |
|------------------------|--|---------|------|
|                        | THERMAL METRIC <sup>(1)</sup>                                  | RTE     | UNIT |
|                        |  | 16-PINS |      |
| R <sub>0 JA</sub>      | Junction-to-ambient thermal resistance (JEDEC <sup>(1)</sup> ) | 45.8    | °C/W |
| R <sub>0</sub> JC(top) | Junction-to-case (top) thermal resistance                      | 48.5    | °C/W |
| R <sub>0 JB</sub>      | Junction-to-board thermal resistance                           | 19.0    | °C/W |
| ΨJT                    | Junction-to-top characterization parameter                     | 1.3     | °C/W |
| $\Psi_{JB}$            | Junction-to-board characterization parameter                   | 19      | °C/W |
| R <sub>0 JC(bot)</sub> | Junction-to-case (bottom) thermal resistance                   | 7.9     | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **8.5 Electrical Characteristics**

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OVP}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ , L=2.2µH, TJ = -40°C to +125°C, and TJ = 25°C for typical values (unless otherwise noted)

| PARAMETER                   | TEST CONDITIONS   |  | MIN   | TYP   | MAX   | UNIT |
|-----------------------------|---|--|-------|-------|-------|------|
| QUIESCENT CUR               | RENT  |  |       |       |       |      |
| I <sub>VBUS_REVS</sub>      | $V_{BUS}$ reverse current from BAT/SW to<br>VBUS TJ = -40°C - 85°C          | $V_{BAT}$ = $V_{SW}$ = 4.5V, $V_{BUS}$ is shorted to GND, measure $V_{BUS}$ reverse current  |       | 0.07  | 3     | μA   |
| I <sub>Q_VBUS_DIS</sub>     | $V_{BUS}$ leakage current in disable mode TJ = -40°C - 85°C                 | V <sub>BUS</sub> = 5V, V <sub>BAT</sub> = 4V, charger is<br>disabled, /EN is pulled high   |       | 3.5   | 4.25  | μA   |
| I <sub>Q_BAT_HIZ</sub>      | BAT and SW pin leakage current in<br>HiZ mode TJ = -40°C - 65°C             | $V_{BAT} = V_{SW} = 4.5V, V_{BUS}$ floating  |       | 0.17  | 1     | μA   |
| VBUS POWER UP               | )   |  |       |       |       |      |
| V <sub>VBUS_OP</sub>        | V <sub>BUS</sub> operating range  |  | 4.1   |       | 17.0  | V    |
| V <sub>VBUS_UVLOZ</sub>     | V <sub>BUS</sub> power on reset   | V <sub>BUS</sub> rising  | 3.0   |       | 3.80  | V    |
| V <sub>VBUS_UVLOZ_HYS</sub> | V <sub>BUS</sub> power on reset hysteresis                                  | V <sub>BUS</sub> falling   |       | 250   |       | mV   |
| V <sub>VBUS_LOWV</sub>      | A condition to turnon REGN  | $V_{BUS}$ rising, REGN turns on, $V_{BAT}$ = 3.2V  | 3.8   | 3.90  | 4.00  | V    |
| V <sub>VBUS_LOWV_HYS</sub>  | A condition to turnon REGN, hysteresis                                      | V <sub>BUS</sub> falling, REGN turns off, V <sub>BAT</sub> = 3.2V  |       | 300   |       | mV   |
| V <sub>SLEEP</sub>          | Enter sleep mode threshold  | V <sub>BUS</sub> falling, V <sub>BUS</sub> - V <sub>BAT</sub> , V <sub>VBUS_LOWV</sub> <<br>V <sub>BAT</sub> < V <sub>BATREG</sub> | 30 60 |       | 100   | mV   |
| V <sub>SLEEPZ</sub>         | Exit sleep mode threshold   | V <sub>BUS</sub> rising, V <sub>BUS</sub> - V <sub>BAT</sub> , V <sub>VBUS_LOWV</sub> <<br>V <sub>BAT</sub> < V <sub>BATREG</sub>  | 110   | 157   | 295   | mV   |
| V <sub>VBUS_OVP_RISE</sub>  | V <sub>BUS</sub> overvoltage rising threshold                               | V <sub>BUS</sub> rising, converter stops switching   | 17.00 | 17.40 | 17.80 | V    |
| V <sub>VBUS_OVP_HYS</sub>   | V <sub>BUS</sub> overvoltage falling hysteresis                             | V <sub>BUS</sub> falling, converter stops switching  |       | 750   |       | mV   |
| MOSFETS                     |   | -  | 1     |       |       |      |
| R <sub>DSON_Q1</sub>        | Top reverse blocking MOSFET on-<br>resistance between VBUS and PMID<br>(Q1) | V <sub>REGN</sub> = 5V   |       | 40    | 65    | mΩ   |
| R <sub>DSON_Q2</sub>        | High-side switching MOSFET on-<br>resistance between PMID and SW<br>(Q2)    | V <sub>REGN</sub> = 5V   |       | 50    | 82    | mΩ   |
| R <sub>DSON_Q3</sub>        | Low-side switching MOSFET on-<br>resistance between SW and GND<br>(Q3)      | V <sub>REGN</sub> = 5V   | 45    |       | 72    | mΩ   |
| BATTERY CHARG               | ĴĒR   |  |       |       |       |      |



## 8.5 Electrical Characteristics (continued)

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OVP}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ , L=2.2µH, TJ = -40°C to +125°C, and TJ = 25°C for typical values (unless otherwise noted)

| PARAMETER                  |   | TEST CONDITIONS  | MIN   | TYP   | MAX   | UNIT |
|----------------------------|---|--|-------|-------|-------|------|
|                            |   | VSET pin floating, TJ = -40°C to +85°C   | 3.582 | 3.6   | 3.618 | V    |
| N/                         | Charge veltage regulation                         | Connect VSET pin to $51k \Omega$ resistor, TJ = $-40^{\circ}$ C to $+85^{\circ}$ C | 4.13  | 4.15  | 4.170 | V    |
| V <sub>BATREG</sub>        | Charge voltage regulation                         | Connect VSET pin to $10k \Omega$ resistor, TJ = $-40^{\circ}$ C to $+85^{\circ}$ C | 4.179 | 4.200 | 4.221 | V    |
|                            |   | VSET pin is grounded, TJ = -40°C to +85°C  | 4.03  | 4.050 | 4.070 | V    |
|                            |   | ICHG set at 1.72A with $R_{ICHG}$ = 23.2k $\Omega$                                 | 1.55  | 1.72  | 1.89  | Α    |
| I <sub>CHG</sub>           | Charge current regulation                         | ICHG set at 1.0A with $R_{ICHG}$ = 40.2k $\Omega$                                  | 0.90  | 1.00  | 1.10  | Α    |
|                            |   | ICHG set at 0.5A with $R_{ICHG} = 78.7 k \Omega$                                   | 0.40  | 0.50  | 0.60  | Α    |
|                            |   | ICHG = 1.72A, 10% of ICHG, $R_{ICHG}$ = 23.2k $\Omega$                             | 138   | 172   | 206   | mA   |
| I <sub>TERM</sub>          | Termination current regulation                    | ICHG = 1.0A, 10% of ICHG, R <sub>ICHG</sub> = 40.2k Ω                              | 70    | 100   | 130   | mA   |
|                            |   | ICHG = 0.5A, ITERM = 63mA, R <sub>ICHG</sub> =<br>78.7k Ω                          | 33    | 63    | 93    | mA   |
|                            |   | ICHG = 1.72A, 10% of ICHG, $R_{ICHG}$ = 23.2k $\Omega$                             | 115   | 172   | 225   | mA   |
| I <sub>PRECHG</sub>        | Precharge current                                 | ICHG = 1.0A, 10% of ICHG, R <sub>ICHG</sub> = 40.2k Ω                              | 50    | 100   | 150   | mA   |
|                            |   | ICHG = 0.5A, R <sub>ICHG</sub> = 78.7k Ω   | 28    | 63    | 98    | mA   |
| VBAT_SHORT_RISE            | V <sub>BAT</sub> short rising threshold           | Short to precharge   | 2.05  | 2.20  | 2.35  | V    |
| VBAT_SHORT_FALL            | V <sub>BAT</sub> short falling threshold          | Precharge to short   | 1.85  | 2.00  | 2.15  | V    |
| I <sub>BAT_SHORT</sub>     | Battery short current                             | V <sub>BAT</sub> < V <sub>BAT_SHORT_FALL</sub>                                     | 25    | 35    | 46    | mA   |
| V <sub>BAT_LOWV_RISE</sub> | Rising threshold                                  | Precharge to fast charge   | 2.90  | 3.00  | 3.10  | V    |
| V <sub>BAT_LOWV_FALL</sub> | Falling threshold                                 | Fast charge to precharge   | 2.60  | 2.70  | 2.80  | V    |
| V <sub>RECHG_HYS</sub>     | Recharge hysteresis below $V_{BATREG}$            | V <sub>BAT</sub> falling   | 110   | 160   | 216   | mV   |
| INPUT VOLTAGE              | / CURRENT REGULATION                              |  |       |       |       |      |
| VINDPM_MIN                 | Minimum input voltage regulation                  | V <sub>BAT</sub> = 3.5V, measured at PMID pin                                      | 3.9   | 4.00  | 4.1   | V    |
| VINDPM                     | Input voltage regulation                          | $V_{BAT}$ = 4V, measured at PMID pin, $V_{INDPM}$ = 1.085* $V_{BAT}$ + 0.025V      | 4.27  | 4.37  | 4.47  | V    |
| I <sub>INDPM_3A</sub>      | Input current regulation                          | V <sub>BUS</sub> = 5V  | 3.00  | 3.35  | 3.70  | Α    |
| BATTERY OVER-              | VOLTAGE PROTECTION                                |  |       |       |       |      |
| V <sub>BAT_OVP_RISE</sub>  | Battery overvoltage rising threshold              | $V_{BAT}$ rising, as percentage of $V_{BATREG}$<br>( $V_{BATREG}$ = 4.15V)         |       |       | 104.0 | %    |
| V <sub>BAT_OVP_RISE</sub>  | Battery overvoltage rising threshold              | $V_{BAT}$ rising, as percentage of $V_{BATREG}$                                    | 101.9 | 103.5 | 105.0 | %    |
| V <sub>BAT_OVP_FALL</sub>  | Battery overvoltage falling threshold             | $V_{BAT}$ falling, as percentage of $V_{BATREG}$                                   | 100.0 | 101.6 | 103.1 | %    |
| CONVERTER PRO              | DTECTION  |  |       |       |       |      |
| V <sub>BTST_REFRESH</sub>  | Bootstrap refresh comparator threshold            | $(V_{BTST}$ - $V_{SW})$ when LSFET refresh pulse is requested, $V_{BUS}$ = 5V      | 2.7   | 3     | 3.3   | V    |
| I <sub>HSFET_OCP</sub>     | HSFET cycle by cycle over current limit threshold |  | 5.2   | 6.2   | 6.7   | A    |
| STAT INDICATION            | 1   |  |       |       |       |      |
| I <sub>STAT_SINK</sub>     | STAT pin sink current                             |  | 6     |       |       | mA   |
| F <sub>BLINK2</sub>        | STAT pin blink frequency                          |  |       | 1     |       | Hz   |
| F <sub>BLINK_DUTY</sub>    | STAT pin blink duty cycle                         |  |       | 50    |       | %    |
| THERMAL REGU               | LATION AND THERMAL SHUTDOWN                       |  |       |       |       |      |



## 8.5 Electrical Characteristics (continued)

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OVP}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ , L=2.2µH, TJ = -40°C to +125°C, and TJ = 25°C for typical values (unless otherwise noted)

| PARAMETER              |  | TEST CONDITIONS  | MIN   | TYP   | MAX   | UNIT |
|------------------------|--|--|-------|-------|-------|------|
| T <sub>REG</sub>       | Junction temperature regulation accuracy   |  | 111   | 120   | 133   | °C   |
| T <sub>SHUT</sub>      | Thermal Shutdown Rising threshold  | Temperature increasing   |       | 150   |       | °C   |
|                        | Thermal Shutdown Falling threshold   | Temperature decreasing   |       | 125   |       | °C   |
| BUCK MODE OPE          | RATION   |  |       |       |       |      |
| F <sub>SW</sub>        | PWM switching frequency  | SW node frequency  | 1.02  | 1.20  | 1.38  | MHz  |
| D <sub>MAX</sub>       | Maximum PWM Duty Cycle   |  |       | 97.0  |       | %    |
| REGN LDO               |  |  |       |       |       |      |
| V <sub>REGN_UVLO</sub> | REGN UVLO  | V <sub>VBUS</sub> rising   |       |       | 3.85  | V    |
| V <sub>REGN</sub>      | REGN LDO output voltage  | $V_{VBUS} = 5V$ , $I_{REGN} = 0$ to 16mA   | 4.20  |       | 5.0   | V    |
| V <sub>REGN</sub>      | REGN LDO output voltage  | V <sub>VBUS</sub> = 12V, I <sub>REGN</sub> = 16mA  | 4.50  |       | 5.40  | V    |
| ICHG SETTING           | 1  |  |       |       |       |      |
| V <sub>ICHG</sub>      | ICHG pin regulated voltage   |  | 993   | 998   | 1003  | mV   |
| RICHG_SHORT_FALL       | Resistance to disable charge   |  | 1.00  |       |       | kΩ   |
| RICHG OPEN RISE        | Resistance to disable charge   |  |       |       | 565   | kΩ   |
| R <sub>ICHG</sub>      | Programmable resistance at ICHG  | V <sub>BUS</sub> = 5V, resistance decrease   | 11.70 |       | 250   | kΩ   |
| R <sub>ICHG_HIGH</sub> | ICHG setting resistor threshold to<br>clamp precharge and termination<br>current to 63mA | R <sub>ICHG</sub> > R <sub>ICHG_HIGH</sub>   | 60.0  | 65.0  | 70.0  | kΩ   |
|                        |  | ICHG set at 1.72A with R <sub>ICHG</sub> = 23.2k $\Omega$ , V <sub>BAT</sub> = 3.8V, V <sub>BUS</sub> = 5V, ICHG = K <sub>ICHG</sub> / R <sub>ICHG</sub> | 36000 | 40000 | 44000 | Ax Ω |
| K <sub>ICHG</sub>      | Charge current ratio   | ICHG set at 1.0A with $R_{ICHG}$ = 40.2k $\Omega$ , $V_{BAT}$ = 3.8V, $V_{BUS}$ = 5V, ICHG = $K_{ICHG}$ / $R_{ICHG}$                                     | 36000 | 40280 | 44000 | Ax Ω |
|                        |  | ICHG set at 0.5A with $R_{ICHG}$ = 78.7k $\Omega$ , $V_{BAT}$ = 3.8V, $V_{BUS}$ = 5V, ICHG = $K_{ICHG}$ / $R_{ICHG}$                                     | 32000 | 40700 | 48000 | Ax Ω |
| JEITA THERMIST         | OR COMPARATORS   |  |       |       |       |      |
| COLD/HOT THER          | MISTOR COMPARATOR  |  |       |       |       |      |
| V <sub>T1</sub> %      | TCOLD (0°C) threshold, charge<br>suspended if thermistor temperature<br>is below T1      | $V_{\text{TS}}$ rising, as percentage to $V_{\text{REGN}}$   | 72.68 | 73.5  | 74.35 | %    |
| V <sub>T1</sub> %      | V <sub>TS</sub> falling  | As Percentage to V <sub>REGN</sub>   | 70.68 | 71.5  | 72.33 | %    |
| V <sub>T3</sub> %      | THOT (45°C) threshold, charge suspended if thermistor temperature is above T3            | $V_{\text{TS}}$ falling, as percentage to $V_{\text{REGN}}$  | 46.35 | 47.25 | 48.15 | %    |
| V <sub>T3</sub> %      | V <sub>TS</sub> Rising   | As percentage to V <sub>REGN</sub>   | 47.35 | 48.25 | 49.15 | %    |
| LOGIC I/O PIN CH       | IARACTERESTICS (POL, EN)   |  |       |       |       |      |
| V <sub>ILO</sub>       | Input low threshold  | Falling  |       |       | 0.40  | V    |
| V <sub>IH</sub>        | Input high threshold   | Rising   | 1.3   |       |       | V    |
| I <sub>BIAS</sub>      | High-level leakage current at EN pin   | EN pin is pulled up to 1.8 V   | 1     | 1.0   |       | μA   |

# 8.6 Timing Requirements

|                        | PARAMETER   | TEST CONDITIONS        | MIN | NOM | MAX | UNIT |
|------------------------|---|------------------------|-----|-----|-----|------|
| VBUS/BAT P             | OWER UP   |                        |     |     |     |      |
| t <sub>CHG_ON_EN</sub> | Delay from enable at /EN pin to<br>charger power on | /EN pin voltage rising |     | 245 |     | ms   |




# 8.6 Timing Requirements (continued)

|                          | PARAMETER                       | TEST CONDITIONS                       | MIN  | NOM  | MAX  | UNIT |  |
|--------------------------|---------------------------------|---------------------------------------|------|------|------|------|--|
| t <sub>CHG_ON_VBUS</sub> | Delay from VBUS to charge start | /EN pin is grounded, batttery present |      | 275  |      | ms   |  |
| BATTERY CHARGER          |                                 |                                       |      |      |      |      |  |
| t <sub>SAFETY_FAST</sub> | Charge safety timer             | Fast charge safety timer 20 hours     | 15.0 | 20.0 | 24.0 | hr   |  |
| t <sub>SAFETY_PRE</sub>  | Charge safety timer             | Precharge safety timer                | 1.5  | 2.0  | 2.5  | hr   |  |



## 8.7 Typical Characteristics





## 9 Detailed Description


## 9.1 Overview

The BQ25300 is a highly integrated standalone switch-mode battery charger for single cell Li-Ion and Li-polymer batteries with charge voltage and charge current programmable by an external resistor. It includes an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and bootstrap diode for the high-side gate drive as well as current sensing circuitry.

BQ25300 ZHCSNB9 - FEBRUARY 2021



## 9.2 Functional Block Diagram





## 9.3 Feature Description

### 9.3.1 Device Power Up

The  $\overline{EN}$  pin enable or disable the device. When the device is disabled, the device draws minimum current from VBUS pin. The device can be powered up from either VBUS or by enabling the device from  $\overline{EN}$  pin.

#### 9.3.1.1 Power-On-Reset (POR)

The  $\overline{EN}$  pin can enable or disable the device. When the device is disabled, the device is in disable mode and it draws minimum current at VBUS. When the device is enabled, if VBUS rises above V<sub>VBUS\_UVLOZ</sub>, the device powers part of internal bias and comparators and starts Power on Reset (POR).

### 9.3.1.2 REGN Regulator Power Up

The internal bias circuits are powered from the input source. The REGN supplies internal bias circuits as well as the HSFET and LSFET gate drive. The REGN also provides voltage rail to STAT LED indication. The REGN is enabled when all the below conditions are valid:

- Chip is enabled by EN pin
- V<sub>VBUS</sub> above V<sub>VBUS\_UVLOZ</sub>
- V<sub>VBUS</sub> above V<sub>BAT</sub> + V<sub>SLEEPZ</sub>
- After sleep comparator deglitch time, VSET detection time, and REGN delay time

REGN remains on at fault conditions. REGN is powered by VBUS only and REGN is off when VBUS power is removed.

### 9.3.1.3 Charger Power Up

Following REGN power-up, if there is no fault conditions, the charger powers up with soft start. If there is any fault, the charger will remain off until fault is clear. Any of the fault conditions below gates charger power-up:

- V<sub>VBUS</sub> > V<sub>VBUS</sub> OVP
- Thermistor cold/hot fault on TS pin
- V<sub>BAT</sub> > V<sub>BAT</sub> OVP
- Safety timer fault
- ICHG pin is open or short to GND
- · Die temperature is above TSHUT

#### 9.3.1.4 Charger Enable and Disable by EN Pin

With POL pin floating, the charger can be enabled with  $\overline{EN}$  pin pulled low (or floating) or disabled by  $\overline{EN}$  pin pulled high. The charger is in disable mode when disabled.

#### 9.3.1.5 Device Unplugged from Input Source


When  $V_{BUS}$  is removed from an adaptor, the device stays in HiZ mode and the leakage current from the battery to BAT pin and SW pin is less than  $I_{Q BAT HIZ}$ .

#### 9.3.2 Battery Charging Management

The BQ25300 charges 1-cell Li-lon battery with up to 3.0-A charge current for high capacity battery from 4.1-V to 17-V input voltage. A new charge cycle starts when the charger power-up conditions are met. The charge voltage is set by external resistor connected at VSET pin and charge current are set by external resistors at ICHG pin. The charger terminates the charging cycle when the charging current is below termination threshold  $I_{TERM}$  and charge voltage is above recharge threshold( $V_{BATREG} - V_{RECHG_HYS}$ ), and device is not in IINDPM or thermal regulation. When a fully charged battery's voltage is discharged below recharge threshold, the device automatically starts a new charging cycle with safety timer reset. To initiate a recharge cycle, the conditions of charger power-up must be met. The STAT pin output indicates the charging status of charging (LOW), charging complete or charge disabled (HIGH) or charging faults (BLINKING).

## 9.3.2.1 Battery Charging Profile

The device charges the battery in four phases: battery short, preconditioning, constant current, constant voltage. The device charges battery based on charge voltage set by VSET pin and charge current set by ICHG pin as well as actual battery voltage. The battery charging profile is shown in 🖄 9-1. The battery short current is provided by internal linear regulator.



| 表 9-1. Charging Current \$ | Setting |
|----------------------------|---------|
|----------------------------|---------|

图 9-1. Battery Charging Profile

#### 9.3.2.2 Precharge

The device charges the battery at 10% of set fast charge current in precharge mode. When  $R_{ICHG} > R_{ICHG_{HIGH}}$ , the precharge current is clamped at 63mA.

### 9.3.2.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold and the charge current is below termination current. After a charging cycle is completed, the converter stops swicthing, charge is terminated and the system load is powered from battery. Termination is temporarily disabled when the charger device is in input current regulation or thermal regulation mode and the charging safety timer is counted at half the clock rate. The charge termination current is 10% of set fast charge current if  $R_{ICHG} < R_{ICHG_{-HIGH}}$ . The termination current is clamped at 63mA if  $R_{ICHG} > R_{ICHG_{-HIGH}}$ .

## 9.3.2.4 Battery Recharge

A charge cycle is completed when battery is fully charged with charge terminated. If the battery voltage decreases below the recharge threshold ( $V_{BATREG} - V_{RECHG_HYS}$ ), the charger is enabled with safety timer reset and enabled.



## 9.3.2.5 Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety timer is 20 hours when the battery voltage is above  $V_{BAT_LOWV}$  threshold and 2 hours below  $V_{BAT_LOWV}$  threshold. When the safety timer expires, charge is suspended until the safety timer is reset. Safety timer is reset and charge starts under one of the following conditions:

- Battery voltage falls below recharge threshold
- VBUS voltage is recycled
- EN pin is toggled
- Battery voltage transits across V<sub>BAT SHORT</sub> threshold
- Battery voltage transits across V<sub>BAT LOWV</sub> threshold

If the safety timer expires and the battery voltage is above recharge threshold, the charger is suspended and the STAT pin is open. If the safety timer expires and the battery voltage is below the recharge threshold, the charger is suspended and the STAT pin blinks to indicate a fault. The safety timer fault is cleared with safety timer reset.


During input current regulation, thermal regulation, the safety timer counts at half the original clock frequency and the safety timer is doubled. During TS fault,  $V_{BUS\_OVP}$ ,  $V_{BAT\_OVP}$ , ICHG pin open and short, and IC thermal shutdown faults, the safety timer is suspended. Once the fault(s) is clear, the safety timer resumes to count.


### 9.3.2.6 Thermistor Temperature Monitoring

The charger device provides a single thermistor input TS pin for battery temperature monitor. RT1 and RT2 programs the cold temperature T1 and hot temperature T3. In the equations,  $R_{NTC,T1}$  is NTC thermistor resistance value at temperature T1 and  $R_{NTC,T3}$  is NTC thermistor resistance values at temperature T3. Select 0°C to 45°C for battery charge temperature range, then NTC thermistor 103AT-2 resistance  $R_{NTC,T1} = 27.28 \text{ k}\Omega$  (at 0°C) and  $R_{NTC,T3} = 4.91 \text{ k}\Omega$  (at 45°C), from 方程式 1 and 方程式 2, RT1 and RT2 are derived as:

• RT1 = 4.53 k Ω

• RT2 = 22.6 k Ω





$$RT2 = \frac{R_{NTC,T1} \times R_{NTC,T3} \times \left(\frac{1}{V_{T3}\%} - \frac{1}{V_{T1}\%}\right)}{R_{NTC,T1} \times \left(\frac{1}{V_{T1}\%} - 1\right) - R_{NTC,T3} \times \left(\frac{1}{V_{T3}\%} - 1\right)}$$
(1)  
$$RT1 = -\frac{\frac{1}{V_{T1}\%} - 1}{R_{T1}\%} = -1$$



## 9.3.3 Charging Status Indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive a LED that is pulled up to REGN rail through a current limit resistor.

主 0 2 STAT Din State

| CHARGING STATE   | STAT INDICATOR      |
|--|---------------------|
| Charging in progress (including recharge)                                | LOW                 |
| Charging complete  | HIGH                |
| HiZ mode, sleep mode, charge disable                                     | HIGH                |
| Safety timer expiration with battery voltage above recharge threshold    | HIGH                |
| Charge faults:   |                     |
| 1. VBUS input over voltage   |                     |
| 2. TS cold/hot faults  |                     |
| 3. Battery over voltage  | BLINKING at 1 Hz    |
| 4. IC thermal shutdown   | with 50% duty cycle |
| 5. Safety timer expiration with battery voltage below recharge threshold |                     |
| 6. ICHG pin open or short  |                     |

### 9.3.4 Protections

#### 9.3.4.1 Voltage and Current Monitoring

The device closely monitors the input voltage and input current for safe operation.

#### 9.3.4.1.1 Input Over-Voltage Protection

This device integrates the functionality of an input over-voltage protection (OVP). The input OVP threshold is  $V_{VBUS\_OVP\_RISE}$ . During an input over-voltage event, the converter stops switching and safety timer stops counting as well. The converter resumes switching and the safety timer resumes counting once the VBUS voltage drops back below ( $V_{VBUS\_OVP\_RISE} - V_{VBUS\_OVP\_HYS}$ ). The REGN LDO remains on during an input over-voltage event. The STAT pin blinks during an input OVP event.

#### 9.3.4.1.2 Input Voltage Dynamic Power Management (VINDPM)

When the input current of the device exceeds the current capability of the power supply, the charger device regulates PMID voltage by reducing charge current to avoid crashing the input power supply. VINDPM dynamically tracks the battery voltage. The actual VINDPM is the higher of  $V_{INDPM\_MIN}$  and (1.085\*VBAT + 25mV).

#### 9.3.4.1.3 Input Current Limit

The device has built-in input current limit. When the input current is over the threshold I<sub>INDPM</sub>, the converter duty cycle is reduced to reduce input current.

#### 9.3.4.1.4 Cycle-by-Cycle Current Limit

High-side (HS) FET current is cycle-by-cycle limited. Once the HSFET peak current hits the limit I<sub>HSFET\_OCP</sub>, the HSFET shuts down until the current is reduced below a threshold.

#### 9.3.4.2 Thermal Regulation and Thermal Shutdown

The device monitors the junction temperature  $T_J$  to avoid overheating the chip and limit the device surface temperature. When the internal junction temperature exceeds thermal regulation limit  $T_{REG}$ , the device lowers down the charge current. During thermal regulation, the average charging current is usually below the programmed battery charging current. Therefore, termination is disabled and the safety timer runs at half the clock rate.

Additionally, the device has thermal shutdown built in to turn off the charger when device junction temperature exceeds  $T_{SHUT}$  rising threshold. The charger is reenabled when the junction temperature is below  $T_{SHUT}$  falling



threshold. During thermal shutdown, the safety timer stops counting and it resumes when the temperature drops below the threshold.

#### 9.3.4.3 Battery Protection

#### 9.3.4.3.1 Battery Over-Voltage Protection (V<sub>BAT\_OVP</sub>)

The battery voltage is clamped at above the battery regulation voltage. When the battery voltage is over  $V_{BAT\_OVP\_RISE}$ , the converter stops switching until the battery voltage is below the falling threshold. During a battery over-voltage event, the safety timer stops counting and STAT pin reports the fault and it resumes once the battery voltage falls below the falling threshold. A 7-mA pull-down current is on the BAT pin once BAT\_OVP is triggered. BAT\_OVP may be triggered in charging mode, termination mode, and fault mode.

#### 9.3.4.3.2 Battery Short Circuit Protection

When the battery voltage falls below the V<sub>BAT SHORT</sub> threshold, the charge current is reduced to I<sub>BAT SHORT</sub>.

#### 9.3.4.4 ICHG Pin Open and Short Protection

To protect against ICHG pin is short or open, the charger immediately shuts off once ICHG pin is open or short to GND and STAT pin blinks to report the fault. At powerup, if ICHG pin is detected open or short to GND, the charge will not power up until the fault is clear.

#### 9.4 Device Functional Modes

#### 9.4.1 Disable Mode, HiZ Mode, Sleep Mode, Charge Mode, Termination Mode, and Fault Mode

The device operates in different modes depending on VBUS voltage, battery voltage, and  $\overline{EN}$  pin, POL pin, and ICHG pin connection. The functional modes are listed in the following table.

| MODE                       | CONDITIONS  | REGN LDO | CHARGE ENABLED | STAT PIN     |
|----------------------------|---|----------|----------------|--------------|
| Disable Mode               | Device is disabled, POL floating or pulled high, and EN pulled high   | OFF      | NO             | OPEN         |
| Disable Mode               | Device is disabled, POL pulled low,<br>EN pulled low or floating  | OFF      | NO             | OPEN         |
| HiZ Mode                   | Device is enabled and<br>V <sub>VBUS</sub> < V <sub>VBUS_UVLOZ</sub>  | OFF      | NO             | OPEN         |
| Sleep Mode                 | Device is enabled and<br>V <sub>VBUS</sub> > V <sub>VBUS_UVLOZ</sub> and<br>V <sub>VBUS</sub> < V <sub>BAT</sub> + V <sub>SLEEPZ</sub>                                      | OFF      | NO             | OPEN         |
| Charge Mode                | Device is enabled, V <sub>VBUS</sub> ><br>V <sub>VBUS_LOWV</sub> and V <sub>VBUS</sub> > V <sub>BAT</sub> +<br>V <sub>SLEEPZ</sub> , no faults, charge is not<br>terminated | ON       | YES            | SHORT to GND |
| Charge Termination<br>Mode | V <sub>VBUS</sub> > V <sub>VBUS_LOWV</sub> and V <sub>VBUS</sub> ><br>V <sub>BAT</sub> + V <sub>SLEEPZ</sub> and device is enabled,<br>no faults, charge is terminated      | ON       | NO             | OPEN         |
| Fault Mode                 | V <sub>BUS_OVP</sub> , TS cold/hot, V <sub>BAT_OVP</sub> , IC<br>thermal shutdown, safety timer fault,<br>ICHG pin open or short  | ON       | NO             | BLINKING     |

#### 表 9-3. Device Functional Modes



## **10** Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## **10.1 Application Information**

A typical application consists of a single cell battery charger for Li-Ion, Li-polymer and LiFePO4 batteries used in a wide range of portable devices and accessories. It integrates an input reverse-block FET (RBFET, Q1), high-side switching FET (HSFET, Q2), and low-side switching FET (LSFET, Q3). The Buck converter output is connected to the battery directly to charge the battery and power system loads. The device also integrates a bootstrap diode for high-side gate drive.


### **10.2 Typical Applications**

The typical applications in this section include a standalone charger without power path, and a standalone charger with external power path.



## **10.2.1 Typical Application**

The typical application in this section includes a standalone charger without power path.





#### 10.2.1.1 Design Requirements

| 表 10-1. De | sian Rea | uirements |
|------------|----------|-----------|
|------------|----------|-----------|

| PARAMETER                  | VALUE                |  |  |  |  |  |
|----------------------------|----------------------|--|--|--|--|--|
| Input Voltage              | 4.1V to 17V          |  |  |  |  |  |
| Input Current              | 3.0A                 |  |  |  |  |  |
| Fast Charge Current        | 3.0A                 |  |  |  |  |  |
| Battery Regulation Voltage | 3.6/4.05V/4.15V/4.2V |  |  |  |  |  |

# 10.2.1.2 Detailed Design Procedure

## 10.2.1.2.1 Charge Voltage Settings

Battery charge voltage is set by a resistor connected at the VSET pin. When the REGN LDO startup conditions are met, and before the REGN LDO powers up, the internal VSET detection circuit is enabled to detect VSET pin



resistance and set battery charge voltage accordingly. The VSET detection circuit is disabled after detection is complete and changing resistance values on the fly does not change the battery charge voltage. VSET detection is reenabled once the REGN LDO is recycled.

#### 10.2.1.2.2 Charge Current Setting

The charger current is set by the resistor value at the ICHG pin according to the equation below:

$$I_{CHG}(A) = K_{ICHG}(A \cdot \Omega) / R_{ICHG}(\Omega)$$

 $K_{ICHG}$  is a coefficient that is listed in Electrical Characteristics table and  $R_{ICHG}$  is the resistor value from ICHG pin to GND.  $K_{ICHG}$  is typically 40,000 (A·  $\Omega$ ) and it is slightly shifted up at lower charge current setting. The  $K_{ICHG}$  vs. ICHG typical characteresitc curve is shown in  $\mathbb{R}$  8-3.

### 10.2.1.2.3 Inductor Selection

The 1.2-MHz switching frequency allows the use of small inductor and capacitor values. Inductance value is selected based on maximum input voltage  $V_{VBUS\_MAX}$  in applications. 1-µH inductor is recommended if  $V_{VBUS\_MAX} < 6.2V$  and 2.2-µH inductor is recommended if  $V_{VBUS\_MAX} > 6.2V$ . An inductor saturation current I<sub>SAT</sub>should be higher than the charging curren I<sub>CHG</sub> plus half the ripple current I<sub>RIPPLE</sub>:

$$I_{SAT} \geqslant I_{CHG}$$
 + (1/2)  $I_{RIPPLE}$ 

(3)

The inductor ripple current  $I_{RIPPLE}$  depends on the input voltage ( $V_{VBUS}$ ), the duty cycle (D =  $V_{BAT}/V_{VBUS}$ ), the switching frequency ( $f_S$ ) and the inductance (L).

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{fs \times L}$$
(4)

The maximum inductor ripple current occurs when the duty cycle (D) is 0.5 or approximately 0.5.

#### 10.2.1.2.4 Input Capacitor

Design input capacitance to provide enough ripple current rating to absorb the input switching ripple current. Worst case RMS ripple current is half of the charging current when the duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current I<sub>Cin</sub> occurs where the duty cycle is closest to 50% and can be estimated using  $\beta$ 

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(5)

A low ESR ceramic capacitor such as X7R or X5R is preferred for the input decoupling capacitor and should be placed as close as possible to the drain of the high-side MOSFET and source of the low-side MOSFET. The voltage rating of the capacitor must be higher than the normal input voltage level. A rating of 25-V or higher capacitor is preferred for 15-V input voltage.

#### 10.2.1.2.5 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current. The equation below shows the output capacitor RMS current I<sub>COUT</sub> calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(6)


The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^2} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(7)

At certain input and output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.




## 10.2.1.3 Application Curves



BQ25300 ZHCSNB9 - FEBRUARY 2021







#### **10.2.2 Typical Application with External Power Path**

In the case where a system needs to be immediately powered up from VBUS when the battery is overdischarged or dead, the application circuit shown in 🕅 10-7 can be used to provide a power path from VBUS/PMID to VSYS. PFET Q4 is an external PFET that turns on to supply VSYS from the battery when VBUS is removed; PFET Q4 turns off when VBUS is plugged in and VSYS is supplied from VBUS/PMID.




图 10-7. Typical Application Diagram with Power Path

## 10.2.2.1 Design Requirements

For design requirements, see  $\ddagger$  10.2.1.1.

## 10.2.2.2 Detailed Design Procedure

For detailed design procedure, see  $\ddagger$  10.2.1.2.

## 10.2.2.3 Application Curves

For application curves, see  $\ddagger$  10.2.1.3.



# **11 Power Supply Recommendations**

In order to provide an output voltage on the BAT pin, the device requires a power supply between 4.1 V and 17 V Li-lon battery with positive terminal connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter to provide maximum output power to BAT or the system connected to BAT pin.



## 12 Layout

## 12.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see <u>8</u> 12-1) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Follow this specific order carefully to achieve the proper layout.

- Place input capacitor as close as possible to PMID pin and use shortest thick copper trace to connect input capacitor to PMID pin and GND plane.
- It is critical that the exposed thermal pad on the backside of the device be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers. Connect the GND pins to thermal pad on the top layer.
- Put output capacitor near to the inductor output terminal and the charger device. Ground connections need to be tied to the IC ground with a short copper trace or GND plane
- Place inductor input terminal to SW pin as close as possible and limit SW node copper area to lower electrical and magnetic field radiation. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- Route analog ground separately from power ground if possible. Connect analog ground and power ground together using thermal pad as the single ground connection point under the charger device. It is acceptable to connect all grounds to a single ground plane if multiple ground planes are not available.
- Decoupling capacitors should be placed next to the device pins and make trace connection as short as possible.
- For high input voltage and high charge current applications, sufficient copper area on GND should be budgeted to dissipate heat from power losses.
- Ensure that the number and sizes of vias allow enough copper for a given current path




图 12-1. High Frequency Current Path

## 12.2 Layout Example

The device pinout and component count are optimized for a 2 layer PCB design. The 2-layer PCB layout example is shown in 图 12-2.




图 12-2. Layout Example



## **13 Device and Documentation Support**

## **13.1 Device Support**

## 13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

## 13.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

## 13.3 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI的《使用条款》。

## 13.4 Trademarks

#### TI E2E<sup>™</sup> is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

## 13.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

#### 13.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。



# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



2-Mar-2021

# PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | e Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|---------------|--------------|----------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| BQ25300RTER      | ACTIVE        | WQFN         | RTE                  | 16   | 3000           | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | B25300                  | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions | are nominal |
|-----------------|-------------|
|-----------------|-------------|

| Device      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | ` ' | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|-----|------------|------------|------------|-----------|------------------|
| BQ25300RTER | WQFN            | RTE                | 16 | 3000 | 330.0                    | 12.4                     | 3.3 | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| BQ25300RTER | WQFN         | RTE             | 16   | 3000 | 367.0       | 367.0      | 35.0        |

# **RTE 16**

3 x 3, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **RTE0016C**



# **PACKAGE OUTLINE**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **RTE0016C**

# **EXAMPLE BOARD LAYOUT**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **RTE0016C**

# **EXAMPLE STENCIL DESIGN**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司