## iNEMO inertial module: always-on 3D accelerometer and 3D gyroscope



LGA-14L $(2.5 \times 3.0 \times 0.83 \mathrm{~mm})$ typ.

## Features

- Power consumption: 0.55 mA in combo high-performance mode
- "Always-on" experience with low power consumption for both accelerometer and gyroscope
- Smart FIFO up to 9 kbyte
- Android compliant
- $\pm 2 / \pm 4 / \pm 8 / \pm 16 \mathrm{~g}$ full scale
- $\pm 125 / \pm 250 / \pm 500 / \pm 1000 / \pm 2000$ dps full scale
- Analog supply voltage: 1.71 V to 3.6 V
- Independent IO supply (1.62 V)
- Compact footprint: $2.5 \mathrm{~mm} \times 3 \mathrm{~mm} \times 0.83 \mathrm{~mm}$
- SPI / I2C \& MIPI I3C ${ }^{\text {SM }}$ serial interface with main processor data synchronization
- Auxiliary SPI for OIS data output for gyroscope and accelerometer
- Advanced pedometer, step detector and step counter
- Significant Motion Detection, Tilt detection
- Standard interrupts: free-fall, wakeup, 6D/4D orientation, click and double-click
- Programmable Finite State Machine: accelerometer, gyroscope and external sensors
- Embedded temperature sensor
- ECOPACK ${ }^{\circledR}$, RoHS and "Green" compliant

Product status link
LSM6DSO

| Product summary |  |  |
| :---: | :---: | :---: |
| Order code | LSM6DSO | LSM6DSOTR |
| Temperature <br> range $\left[{ }^{\circ} \mathrm{C}\right]$ | -40 to +85 |  |
| Package | LGA-14L |  |
| $(2.5 \times 3 \times 0.83 \mathrm{~mm})$ |  |  |$|$| Tray | Tape \& Reel |  |
| :---: | :---: | :---: |
| Packing | Tray |  |



## Applications

- Motion tracking and gesture detection
- Sensor hub
- Indoor navigation
- IoT and connected devices
- Smart power saving for handheld devices
- EIS and OIS for camera applications
- Vibration monitoring and compensation


## Description

The LSM6DSO is a system-in-package featuring a 3D digital accelerometer and a 3D digital gyroscope boosting performance at 0.55 mA in high-performance mode and enabling always-on low-power features for an optimal motion experience for the consumer.

The LSM6DSO supports main OS requirements, offering real, virtual and batch sensors with 9 kbytes for dynamic data batching. ST's family of MEMS sensor modules leverages the robust and mature manufacturing processes already used for the production of micromachined accelerometers and gyroscopes. The various sensing elements are manufactured using specialized micromachining processes, while the IC interfaces are developed using CMOS technology that allows the design of a dedicated circuit which is trimmed to better match the characteristics of the sensing element.

The LSM6DSO has a full-scale acceleration range of $\pm 2 / \pm 4 / \pm 8 / \pm 16 g$ and an angular rate range of $\pm 125 / \pm 250 / \pm 500 / \pm 1000 / \pm 2000 \mathrm{dps}$.
The LSM6DSO fully supports EIS and OIS applications as the module includes a dedicated configurable signal processing path for OIS and auxiliary SPI, configurable for both the gyroscope and accelerometer.
High robustness to mechanical shock makes the LSM6DSO the preferred choice of system designers for the creation and manufacturing of reliable products. The LSM6DSO is available in a plastic land grid array (LGA) package.

The LSM6DSO is a system-in-package featuring a high-performance 3-axis digital accelerometer and 3-axis digital gyroscope.
The LSM6DSO delivers best-in-class motion sensing that can detect orientation and gestures in order to empower application developers and consumers with features and capabilities that are more sophisticated than simply orienting their devices to portrait and landscape mode.
The event-detection interrupts enable efficient and reliable motion tracking and contextual awareness, implementing hardware recognition of free-fall events, 6D orientation, click and double-click sensing, activity or inactivity, stationary/motion detection and wakeup events.
The LSM6DSO supports main OS requirements, offering real, virtual and batch mode sensors. In addition, the LSM6DSO can efficiently run the sensor-related features specified in Android, saving power and enabling faster reaction time. In particular, the LSM6DSO has been designed to implement hardware features such as significant motion detection, stationary/motion detection, tilt, pedometer functions, timestamping and to support the data acquisition of an external magnetometer.
The LSM6DSO offers hardware flexibility to connect the pins with different mode connections to external sensors to expand functionalities such as adding a sensor hub, auxiliary SPI, etc.
Up to 9 kbytes of FIFO with compression and dynamic allocation of significant data (i.e. external sensors, timestamp, etc.) allows overall power saving of the system.
Like the entire portfolio of MEMS sensor modules, the LSM6DSO leverages the robust and mature in-house manufacturing processes already used for the production of micromachined accelerometers and gyroscopes. The various sensing elements are manufactured using specialized micromachining processes, while the IC interfaces are developed using CMOS technology that allows the design of a dedicated circuit which is trimmed to better match the characteristics of the sensing element.
The LSM6DSO is available in a small plastic land grid array (LGA) package of $2.5 \times 3.0 \times 0.83 \mathrm{~mm}$ to address ultra-compact solutions.

## 2 Embedded low-power features

The LSM6DSO has been designed to be fully compliant with Android, featuring the following on-chip functions:

- 9 kybtes data buffering, data can be compressed two or three times
- $100 \%$ efficiency with flexible configurations and partitioning
- Possibility to store timestamp
- Event-detection interrupts (fully configurable)
- Free-fall
- Wakeup
- 6D orientation
- Click and double-click sensing
- Activity/Inactivity recognition
- Stationary/Motion detection
- $\quad$ Specific IP blocks with negligible power consumption and high-performance
- Pedometer functions: step detector and step counters
- Tilt
- Significant Motion Detection
- Finite State Machine (FSM) for accelerometer, gyroscope, and external sensors
- Sensor hub
- Up to 6 total sensors: 2 internal (accelerometer and gyroscope) and 4 external sensors


### 2.1 Tilt detection

The tilt function helps to detect activity change and has been implemented in hardware using only the accelerometer to achieve targets of both ultra-low power consumption and robustness during the short duration of dynamic accelerations.
The tilt function is based on a trigger of an event each time the device's tilt changes and can be used with different scenarios, for example:

1. Triggers when phone is in a front pants pocket and the user goes from sitting to standing or standing to sitting;
2. Doesn't trigger when phone is in a front pants pocket and the user is walking, running or going upstairs.

### 2.2 Significant Motion Detection

The Significant Motion Detection (SMD) function generates an interrupt when a 'significant motion', that could be due to a change in user location, is detected. In the LSM6DSO device this function has been implemented in hardware using only the accelerometer.
SMD functionality can be used in location-based applications in order to receive a notification indicating when the user is changing location.

### 2.3 Finite State Machine

The LSM6DSO can be configured to generate interrupt signals activated by user-defined motion patterns. To do this, up to 16 embedded finite state machines can be programmed independently for motion detection such as glance gestures, absolute wrist tilt, shake and double-shake detection.

## Definition of Finite State Machine

A state machine is a mathematical abstraction used to design logic connections. It is a behavioral model composed of a finite number of states and transitions between states, similar to a flow chart in which one can inspect the way logic runs when certain conditions are met. The state machine begins with a start state, goes to different states through transitions dependent on the inputs, and can finally end in a specific state (called stop state). The current state is determined by the past states of the system. Figure 1. Generic state machine shows a generic state machine.

Figure 1. Generic state machine


## Finite State Machine in the LSM6DSO

The LSM6DSO works as a combo accelerometer-gyroscope sensor, generating acceleration and angular rate output data. It is also possible to connect an external sensor (magnetometer) by using the Sensor Hub feature (Mode 2). These data can be used as input of up to 16 programs in the embedded Finite State Machine (Figure 2. State machine in the LSM6DSO).
All 16 finite state machines are independent: each one has its dedicated memory area and it is independently executed. An interrupt is generated when the end state is reached or when some specific command is performed.

Figure 2. State machine in the LSM6DSO


Figure 3. Pin connections


### 3.1 Pin connections

The LSM6DSO offers flexibility to connect the pins in order to have four different mode connections and functionalities. In detail:

- Mode 1: $I^{2} C$ / MIPI I3C ${ }^{S M}$ slave interface or SPI (3- and 4-wire) serial interface is available;
- Mode 2: $I^{2} \mathrm{C} / \mathrm{MIPI}$ I3C ${ }^{S M}$ slave interface or SPI (3- and 4-wire) serial interface and $I^{2} \mathrm{C}$ interface master for external sensor connections are available;
- Mode 3: $I^{2} \mathrm{C} / \mathrm{MIPI} I 3 \mathrm{C}^{S M}$ slave interface or SPI (3- and 4-wire) serial interface is available for the application processor interface while an auxiliary SPI (3- and 4-wire) serial interface for external sensor connections is available for the gyroscope ONLY;
- Mode 4: $I^{2} \mathrm{C} / \mathrm{MIPI} I 3 C^{S M}$ slave interface or SPI (3- and 4-wire) serial interface is available for the application processor interface while an auxiliary SPI (3- and 4-wire) serial interface for external sensor connections is available for the accelerometer and gyroscope.

Figure 4. LSM6DSO connection modes


In the following table each mode is described for the pin connections and function.

Table 1. Pin description

| Pin\# | Name | Mode 1 function | Mode 2 function | Mode 3 / Mode 4 function |
| :---: | :---: | :---: | :---: | :---: |
| 1 | SDO/SA0 | SPI 4-wire interface serial data output (SDO) <br> $1^{2} \mathrm{C}$ least significant bit of the device address (SA0) | SPI 4-wire interface serial data output (SDO) <br> $1^{2} \mathrm{C}$ least significant bit of the device address (SA0) | SPI 4-wire interface serial data output (SDO) <br> ${ }^{1}{ }^{2} \mathrm{C}$ least significant bit of the device address (SAO) |
| 2 | SDx | Connect to VDDIO or GND | $1^{2} \mathrm{C}$ serial data master (MSDA) | Auxiliary SPI $3 / 4$-wire interface serial data input (SDI) and SPI 3-wire serial data output (SDO) |
| 3 | SCx | Connect to VDDIO or GND | $1^{2} \mathrm{C}$ serial clock master (MSCL) | Auxiliary SPI 3/4-wire interface serial port clock (SPC_Aux) |
| 4 | INT1 | Programmable interrupt in $I^{2} \mathrm{C}$ and SPI |  |  |
| 5 | VDDIO ${ }^{(1)}$ | Power supply for I/O pins |  |  |
| 6 | GND | 0 V supply |  |  |
| 7 | GND | 0 V supply |  |  |
| 8 | VDD ${ }^{(1)}$ | Power supply |  |  |
| 9 | INT2 | Programmable interrupt 2 (INT2) / Data enable (DEN) | Programmable interrupt 2 (INT2)/ Data enable (DEN)/I ${ }^{2} \mathrm{C}$ master external synchronization signal (MDRDY) | Programmable interrupt 2 (INT2)/ <br> Data enable (DEN) |
| 10 | OCS_Aux | Leave unconnected ${ }^{(2)}$ | Leave unconnected ${ }^{(2)}$ | Auxiliary SPI 3/4-wire interface enable |
| 11 | SDO_Aux | Connect to VDD_IO or leave unconnected ${ }^{(2)}$ | Connect to VDD_IO or leave unconnected ${ }^{(2)}$ | Auxiliary SPI 3-wire interface: leave unconnected ${ }^{(2)}$ <br> Auxiliary SPI 4-wire interface: serial data output (SDO_Aux) |


| Pin\# | Name | Mode 1 function | Mode 2 function | Mode 3 / Mode 4 function |
| :---: | :---: | :---: | :---: | :---: |
| 12 | CS | I2C/MIPI I3C ${ }^{\text {SM }} /$ SPI mode selection <br> (1: SPI idle mode / I ${ }^{2} \mathrm{C} / \mathrm{MIPI}$ $13 \mathrm{C}^{\text {SM }}$ communication enabled; <br> 0 : SPI communication mode / $1^{2} \mathrm{C} / \mathrm{MIPI} \operatorname{I3C^{SM}}$ disabled) | I2C/MIPI I3C ${ }^{\text {SM }} /$ SPI mode selection <br> (1: SPI idle mode / I ${ }^{2} \mathrm{C} / \mathrm{MIPI}$ $13 C^{\text {SM }}$ communication enabled; <br> 0 : SPI communication mode $/ 1^{2} \mathrm{C} /$ MIPI I3C ${ }^{\text {SM }}$ disabled) | ${ }^{2} \mathrm{C} / \mathrm{MIPI} \operatorname{I3C} \mathrm{C}^{\text {SM }}$ /SPI mode selection <br> (1: SPI idle mode / $/ I^{2} \mathrm{C} / \mathrm{MIPI} / 3 C^{S M}$ communication enabled; <br> 0 : SPI communication mode / $I^{2} \mathrm{C} /$ MIPI I3C ${ }^{\text {SM }}$ disabled) |
| 13 | SCL | ${ }^{2} \mathrm{C} / \mathrm{MIPI} \operatorname{I3C}{ }^{\text {SM }}$ serial clock (SCL) <br> SPI serial port clock (SPC) | ${ }^{2} \mathrm{C} / \mathrm{MIPI}$ I3C ${ }^{\text {SM }}$ serial clock (SCL) <br> SPI serial port clock (SPC) | ${ }^{12} \mathrm{C} / \mathrm{MIPI} \operatorname{I3C}{ }^{\text {SM }}$ serial clock (SCL) <br> SPI serial port clock (SPC) |
| 14 | SDA | ${ }^{2} \mathrm{C} / \mathrm{MIPI} \operatorname{I3} \mathrm{C}^{\text {SM }}$ serial data (SDA) <br> SPI serial data input (SDI) <br> 3-wire interface serial data output (SDO) | ${ }^{2} \mathrm{C} / \mathrm{MIPI} \operatorname{I3} \mathrm{C}^{\text {SM }}$ serial data (SDA) <br> SPI serial data input (SDI) <br> 3 -wire interface serial data output (SDO) | ${ }^{12} \mathrm{C} / \mathrm{MIPI} \operatorname{I3} C^{S M}$ serial data (SDA) <br> SPI serial data input (SDI) <br> 3-wire interface serial data output (SDO) |

1. Recommended 100 nF filter capacitor.
2. Leave pin electrically unconnected and soldered to PCB.

## 4 Module specifications

### 4.1 Mechanical characteristics

$@ \mathrm{Vdd}=1.8 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 2. Mechanical characteristics

| Symbol | Parameter | Test conditions | Min. | Typ. ${ }^{(1)}$ | Max. |
| :--- | :--- | :--- | :--- | :---: | :---: |
| LA_FS | Linear acceleration measurement range |  | $\pm 2$ |  |  |


| Symbol | Parameter | Test conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RMS | Acceleration RMS noise in normal/low-power mode ${ }^{(9)}$ (10) | FS $= \pm 2 \mathrm{~g}$ |  | 1.8 |  | mg (RMS) |
|  |  | FS $= \pm 4 \mathrm{~g}$ |  | 2.0 |  |  |
|  |  | FS $= \pm 8 \mathrm{~g}$ |  | 2.4 |  |  |
|  |  | FS $= \pm 16 \mathrm{~g}$ |  | 3.0 |  |  |
|  | Acceleration RMS noise in ultra-low-power mode ${ }^{(9)(10)}$ | FS $= \pm 2 \mathrm{~g}$ |  | 5.5 |  |  |
| LA_ODR | Linear acceleration output data rate |  |  | $1.6{ }^{(11)}$ |  | Hz |
|  |  |  |  | 12.5 |  |  |
|  |  |  |  | 26 |  |  |
|  |  |  |  | 52 |  |  |
|  |  |  |  | 104 |  |  |
|  |  |  |  | 208 |  |  |
|  |  |  |  | 416 |  |  |
|  |  |  |  | 833 |  |  |
|  |  |  |  | 1666 |  |  |
|  |  |  |  | 3332 |  |  |
|  |  |  |  | 6664 |  |  |
| G_ODR | Angular rate output data rate |  |  | 12.5 |  |  |
|  |  |  |  | 26 |  |  |
|  |  |  |  | 52 |  |  |
|  |  |  |  | 104 |  |  |
|  |  |  |  | 208 |  |  |
|  |  |  |  | 416 |  |  |
|  |  |  |  | 833 |  |  |
|  |  |  |  | 1666 |  |  |
|  |  |  |  | 3332 |  |  |
|  |  |  |  |  |  |  |
| Vst | Linear acceleration self-test output change ${ }^{(12)(13)(14)}$ |  | 50 |  | 1700 | mg |
|  | Angular rate self-test output change ${ }^{(15)(16)}$ | FS $=250 \mathrm{dps}$ | 20 |  | 80 | dps |
|  |  | FS $=2000 \mathrm{dps}$ | 150 |  | 700 | dps |
| Top | Operating temperature range |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

1. Typical specifications are not guaranteed.
2. Sensitivity values after factory calibration test and trimming.
3. Subject to change.
4. Measurements are performed in a uniform temperature setup and they are based on characterization data in a limited number of samples. Not measured during final test for production.
5. Values after factory calibration test and trimming
6. Gyroscope rate noise density in high-performance mode is independent of the ODR and FS setting.
7. Gyroscope RMS noise in normal/low-power mode is independent of the ODR and FS setting.
8. Accelerometer noise density in high-performance mode is independent of the ODR.
9. Accelerometer RMS noise in normal/low-power/ultra-low-power mode is independent of the ODR.
10. Noise $R M S$ related to $B W=O D R / 2$.
11. This ODR is available when the accelerometer is in low-power mode.
12. The sign of the linear acceleration self-test output change is defined by the STx_XL bits in a dedicated register for all axes.
13. The linear acceleration self-test output change is defined with the device in stationary condition as the absolute value of: OUTPUT[LSb] (self-test enabled) - OUTPUT[LSb] (self-test disabled). $1 \mathrm{LSb}=0.061 \mathrm{mg}$ at $\pm 2 \mathrm{~g}$ full scale.
14. Accelerometer self-test limits are full-scale independent.
15. The sign of the angular rate self-test output change is defined by the STx_G bits in a dedicated register for all axes.
16. The angular rate self-test output change is defined with the device in stationary condition as the absolute value of: OUTPUT[LSb] (self-test enabled) - OUTPUT[LSb] (self-test disabled). 1 LSb $=70 \mathrm{mdps}$ at $\pm 2000$ dps full scale.

### 4.2 Electrical characteristics

$@ \mathrm{Vdd}=1.8 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3. Electrical characteristics

| Symbol | Parameter | Test conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vdd | Supply voltage |  | 1.71 | 1.8 | 3.6 | V |
| Vdd_IO | Power supply for I/O |  | 1.62 |  | 3.6 | V |
| IddHP | Gyroscope and accelerometer current consumption in high-performance mode |  |  | 0.55 |  | mA |
| LA_IddHP | Accelerometer current consumption in high-performance mode |  |  | 170 |  | $\mu \mathrm{A}$ |
| LA_IddLP | Accelerometer current consumption in low-power mode | $\begin{aligned} & \mathrm{ODR}=52 \mathrm{~Hz} \\ & \mathrm{ODR}=1.6 \mathrm{~Hz} \end{aligned}$ |  | $\begin{gathered} 26 \\ 4.5 \end{gathered}$ |  | $\mu \mathrm{A}$ |
| LA_IddULP | Accelerometer current consumption in ultra-low-power mode | $\begin{aligned} & \mathrm{ODR}=52 \mathrm{~Hz} \\ & \mathrm{ODR}=1.6 \mathrm{~Hz} \end{aligned}$ |  | $\begin{aligned} & 9.5 \\ & 4.4 \end{aligned}$ |  | $\mu \mathrm{A}$ |
| IddPD | Gyroscope and accelerometer current consumption during power-down |  |  | 3 |  | $\mu \mathrm{A}$ |
| Ton | Turn-on time |  |  | 35 |  | ms |
| $\mathrm{V}_{\mathrm{IH}}$ | Digital high-level input voltage |  | $\begin{gathered} 0.7^{*} \\ \text { VDD_IO } \end{gathered}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Digital low-level input voltage |  |  |  | $\begin{gathered} 0.3^{*} \\ \text { VDD_IO } \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{I}_{\mathrm{OH}}=4 \mathrm{~mA}^{(2)}$ | $\begin{gathered} \text { VDD_IO - } \\ 0.2 \end{gathered}$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}^{(2)}$ |  |  | 0.2 | V |
| Top | Operating temperature range |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

1. Typical specifications are not guaranteed.
2. 4 mA is the maximum driving capability, i.e. the maximum DC current that can be sourced/sunk by the digital pin in order to guarantee the correct digital output voltage levels $V_{\mathrm{OH}}$ and $V_{\mathrm{OL}}$.

### 4.3 Temperature sensor characteristics

$@$ Vdd $=1.8 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$ unless otherwise noted.

Table 4. Temperature sensor characteristics

| Symbol | Parameter | Test condition | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| TODR $^{(2)}$ | Temperature refresh rate |  |  | 52 |  | Hz |
| Toff | Temperature offset |  |  |  |  |  |
| TS) |  | -15 |  | +15 | ${ }^{\circ} \mathrm{C}$ |  |
| Ten | Temperature sensitivity |  |  | 256 |  | $\mathrm{LSB}^{\circ}{ }^{\circ} \mathrm{C}$ |
| TST | Temperature stabilization time ${ }^{(4)}$ |  |  |  | 500 | $\mu \mathrm{~s}$ |
| T_ADC_res | Temperature ADC resolution |  |  | 16 |  | $\mathrm{bit}^{(4)}$ |
| Top | Operating temperature range |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

1. Typical specifications are not guaranteed.
2. When the accelerometer is in low-power mode or ultra-low-power mode and the gyroscope part is turned off, the TODR value is equal to the accelerometer $O D R$.
3. The output of the temperature sensor is 0 LSB (typ.) at $25^{\circ} \mathrm{C}$.
4. Time from power ON to valid data based on characterization data.

### 4.4 Communication interface characteristics

### 4.4.1 SPI - serial peripheral interface

Subject to general operating conditions for Vdd and Top.

Table 5. SPI slave timing values (in mode 3)

| Symbol | Parameter | Value ${ }^{(1)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{t}_{\mathrm{c}(\mathrm{SPC})}$ | SPI clock cycle | 100 |  | ns |
| $\mathrm{f}_{\mathrm{c}(\mathrm{SPC})}$ | SPI clock frequency |  | 10 | MHz |
| $\mathrm{t}_{\text {su(CS }}$ | CS setup time | 5 |  |  |
| $\mathrm{th}_{\text {(CS }}$ | CS hold time | 20 |  |  |
| $\mathrm{t}_{\text {su(SI) }}$ | SDI input setup time | 5 |  |  |
| $\mathrm{t}_{\mathrm{h}(\mathrm{SI})}$ | SDI input hold time | 15 |  | ns |
| $\mathrm{t}_{\mathrm{v} \text { (SO) }}$ | SDO valid output time |  | 50 |  |
| $\mathrm{th}_{(\mathrm{SO}}$ ) | SDO output hold time | 5 |  |  |
| $\mathrm{t}_{\text {dis(SO) }}$ | SDO output disable time |  | 50 |  |

1. Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production

Figure 5. SPI slave timing diagram (in mode 3)


Note: Measurement points are done at $0.2 \cdot \mathrm{Vdd}$ _IO and $0.8 \cdot \mathrm{Vdd}$ _IO for both input and output ports.

### 4.4.2

## ${ }^{12} \mathrm{C}$ - inter-IC control interface

Subject to general operating conditions for Vdd and Top.

Table 6. $I^{2} \mathrm{C}$ slave timing values

| Symbol | Parameter | $\mathrm{I}^{2} \mathrm{C}$ standard mode ${ }^{(1)}$ |  | $I^{2} \mathrm{C}$ fast mode ${ }^{(1)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{f}_{(\mathrm{SCL})}$ | SCL clock frequency | 0 | 100 | 0 | 400 | kHz |
| $\mathrm{t}_{\mathrm{w} \text { (SCLL) }}$ | SCL clock low time | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{w} \text { (SCLH) }}$ | SCL clock high time | 4.0 |  | 0.6 |  |  |
| $t_{\text {su(SDA }}$ | SDA setup time | 250 |  | 100 |  | ns |
| $t_{\text {h(SDA }}$ | SDA data hold time | 0 | 3.45 | 0 | 0.9 | $\mu \mathrm{s}$ |
| $t_{\text {( }}(\mathrm{ST}$ ) | START condition hold time | 4 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su(SR) }}$ | Repeated START condition setup time | 4.7 |  | 0.6 |  |  |
| $\mathrm{t}_{\text {su(SP) }}$ | STOP condition setup time | 4 |  | 0.6 |  |  |
| $\mathrm{t}_{\mathrm{w} \text { (SP:SR) }}$ | Bus free time between STOP and START condition | 4.7 |  | 1.3 |  |  |

1. Data based on standard $I^{2} C$ protocol requirement, not tested in production.

Figure 6. ${ }^{12} \mathrm{C}$ slave timing diagram


Note: $\quad$ Measurement points are done at $0.2 \cdot \mathrm{Vdd}$ _IO and $0.8 \cdot \mathrm{Vdd}$ _IO for both ports.

### 4.5 Absolute maximum ratings

Stresses above those listed as "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 7. Absolute maximum ratings

| Symbol | Ratings | Maximum value | Unit |
| :---: | :--- | :---: | :---: |
| Vdd | Supply voltage | -0.3 to 4.8 | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Sg | Acceleration $g$ for 0.2 ms | 20,000 | 9 |
| ESD | Electrostatic discharge protection (HBM) | 2 | kV |
| Vin | Input voltage on any control pin <br> (including CS, SCL/SPC, SDA/SDI/SDO, SDO/SAO) | -0.3 to Vdd_IO +0.3 | V |

Note: $\quad$ Supply voltage on any pin should never exceed 4.8 V .

This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.

This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.

Terminology

### 4.6 Terminology

### 4.6.1 Sensitivity

Linear acceleration sensitivity can be determined, for example, by applying 1 g acceleration to the device. Because the sensor can measure DC accelerations, this can be done easily by pointing the selected axis towards the ground, noting the output value, rotating the sensor 180 degrees (pointing towards the sky) and noting the output value again. By doing so, $\pm 1 \mathrm{~g}$ acceleration is applied to the sensor. Subtracting the larger output value from the smaller one, and dividing the result by 2 , leads to the actual sensitivity of the sensor. This value changes very little over temperature and over time. The sensitivity tolerance describes the range of sensitivities of a large number of sensors (see Table 2).
An angular rate gyroscope is a device that produces a positive-going digital output for counterclockwise rotation around the axis considered. Sensitivity describes the gain of the sensor and can be determined by applying a defined angular velocity to it. This value changes very little over temperature and time (see Table 2).

## Zero-g and zero-rate level

Linear acceleration zero-g level offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady state on a horizontal surface will measure 0 g on both the X -axis and Y -axis, whereas the Z -axis will measure 1 g . Ideally, the output is in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as 2's complement number). A deviation from the ideal value in this case is called zero-g offset.
Offset is to some extent a result of stress to MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Linear acceleration zero-g level change vs. temperature" in Table 2. Mechanical characteristics. The zero-g level tolerance (TyOff) describes the standard deviation of the range of zero-g levels of a group of sensors.
Zero-rate level describes the actual output signal if there is no angular rate present. The zero-rate level of precise MEMS sensors is, to some extent, a result of stress to the sensor and therefore the zero-rate level can slightly change after mounting the sensor onto a printed circuit board or after exposing it to extensive mechanical stress. This value changes very little over temperature and time (see Table 2. Mechanical characteristics).

## 5 Digital interfaces

## $5.1 \quad \mathbf{I}^{2} \mathrm{C} /$ SPI interface

The registers embedded inside the LSM6DSO may be accessed through both the $I^{2} \mathrm{C}$ and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode. The device is compatible with SPI modes 0 and 3 .
The serial interfaces are mapped onto the same pins. To select/exploit the $I^{2} \mathrm{C}$ interface, the CS line must be tied high (i.e connected to Vdd_IO).

Table 8. Serial interface pin description

| Pin name | Pin description |
| :---: | :--- |
| CS | SPI enable <br> $I^{2} C / S P I ~ m o d e ~ s e l e c t i o n ~(1: ~ S P I ~ i d l e ~ m o d e ~$$I^{2} C$ communication enabled; |
| $0:$ SPI communication mode $/ I^{2} C$ disabled) |  |$|$

### 5.1.1 $\quad I^{2} C$ serial interface

The LSM6DSO $I^{2} \mathrm{C}$ is a bus slave. The $I^{2} \mathrm{C}$ is employed to write the data to the registers, whose content can also be read back.
The relevant $I^{2} C$ terminology is provided in the table below.

Table 9. ${ }^{2} \mathrm{C}$ terminology

| Term | Description |
| :---: | :--- |
| Transmitter | The device which sends data to the bus |
| Receiver | The device which receives data from the bus |
| Master | The device which initiates a transfer, generates clock signals and terminates a transfer |
| Slave | The device addressed by the master |

There are two signals associated with the $I^{2} C$ bus: the serial clock line (SCL) and the Serial DAta line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines must be connected to Vdd_IO through external pull-up resistors. When the bus is free, both the lines are high. The $I^{2} \mathrm{C}$ interface is implemented with fast mode $(400 \mathrm{kHz}) I^{2} \mathrm{C}$ standards as well as with the standard mode. In order to disable the I ${ }^{2}$ C block, (I2C_disable) $=1$ must be written in CTRL4_C (13h).

## ${ }^{2} \mathrm{C}$ operation

The transaction on the bus is started through a START (ST) signal. A START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master.
The Slave ADdress (SAD) associated to the LSM6DSO is 110101 xb . The SDO/SA0 pin can be used to modify the less significant bit of the device address. If the SDO/SA0 pin is connected to the supply voltage, LSb is ' 1 ' (address 1101011b); else if the SDO/SA0 pin is connected to ground, the LSb value is ' 0 ' (address 1101010b). This solution permits to connect and address two different inertial modules to the same $I^{2} \mathrm{C}$ bus.
Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.
The $I^{2} \mathrm{C}$ embedded inside the LSM6DSO behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, an 8 -bit sub-address (SUB) is transmitted. The increment of the address is configured by the CTRL3_C (12h) (IF_INC).
The slave address is completed with a Read/Write bit. If the bit is ' 1 ' (Read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is ' 0 ' (Write) the master will transmit to the slave with direction unchanged. Table 10 explains how the SAD+Read/Write bit pattern is composed, listing all the possible configurations.

Table 10. SAD+Read/Write patterns

| Command | SAD[6:1] | SAD[0] = SA0 | R/W | SAD+R/W |
| :---: | :---: | :---: | :---: | :--- |
| Read | 110101 | 0 | 1 | 11010101 (D5h) |
| Write | 110101 | 0 | 0 | 11010100 (D4h) |
| Read | 110101 | 1 | 1 | 11010111 (D7h) |
| Write | 110101 | 1 | 0 | 11010110 (D6h) |

Table 11. Transfer when master is writing one byte to slave

| Master | ST | SAD + W |  | SUB |  | DATA |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slave |  |  | SAK |  | SAK |  |  |

Table 12. Transfer when master is writing multiple bytes to slave

| Master | ST | SAD + W |  | SUB |  | DATA |  | DATA |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slave |  |  | SAK |  | SAK |  | SAK |  | SAK |

Table 13. Transfer when master is receiving (reading) one byte of data from slave

| Master | ST | SAD + W |  | SUB |  | SR | SAD + R |  |  | NMAK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slave |  |  | SAK |  | SAK |  |  | SAK | DATA |  |

Table 14. Transfer when master is receiving (reading) multiple bytes of data from slave

| Master | ST | SAD+W | SUB | SR | SAD+R | AK | MAK | K | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

LSM6DSO
$I^{2} \mathrm{C} /$ SPI interface


Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the Most Significant bit (MSb) first. If a receiver can't receive another complete byte of data until it has performed some other function, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver doesn't acknowledge the slave address (i.e. it is not able to receive because it is performing some real-time function) the data line must be left HIGH by the slave. The master can then abort the transfer. A LOW to HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.
In the presented communication format MAK is Master acknowledge and NMAK is No Master Acknowledge.

### 5.1.2 <br> SPI bus interface

The LSM6DSO SPI is a bus slave. The SPI allows writing and reading the registers of the device. The serial interface communicates to the application using 4 wires: CS, SPC, SDI and SDO.

Figure 7. Read and write protocol (in mode 3)


CS is the serial port enable and it is controlled by the SPI master. It goes low at the start of the transmission and goes back high at the end. SPC is the serial port clock and it is controlled by the SPI master. It is stopped high when CS is high (no transmission). SDI and SDO are, respectively, the serial port data input and output. Those lines are driven at the falling edge of SPC and should be captured at the rising edge of SPC.
Both the read register and write register commands are completed in 16 clock pulses or in multiples of 8 in case of multiple read/write bytes. Bit duration is the time between two falling edges of SPC. The first bit (bit 0) starts at the first falling edge of SPC after the falling edge of CS while the last bit (bit 15, bit $23, \ldots$ ) starts at the last falling edge of SPC just before the rising edge of CS.
bit 0 : RW bit. When 0 , the data $\mathrm{DI}(7: 0)$ is written into the device. When 1 , the data $\mathrm{DO}(7: 0)$ from the device is read. In latter case, the chip will drive SDO at the start of bit 8.
bit 1-7: address $A D(6: 0)$. This is the address field of the indexed register.
bit 8-15: data $\mathrm{DI}(7: 0)$ (write mode). This is the data that is written into the device (MSb first).
bit 8-15: data $D O(7: 0)$ (read mode). This is the data that is read from the device (MSb first).
In multiple read/write commands further blocks of 8 clock periods will be added. When the CTRL3_C (12h) (IF_INC) bit is ' 0 ', the address used to read/write data remains the same for every block. When the CTRL3_C (12h) (IF_INC) bit is ' 1 ', the address used to read/write data is increased at every block.
The function and the behavior of SDI and SDO remain unchanged.

## SPI read

Figure 8. SPI read protocol (in mode 3)


The SPI Read command is performed with 16 clock pulses. A multiple byte read command is performed by adding blocks of 8 clock pulses to the previous one.
bit $\mathbf{0}$ : READ bit. The value is 1 .
bit 1-7: address $A D(6: 0)$. This is the address field of the indexed register.
bit 8-15: data $D O(7: 0)$ (read mode). This is the data that will be read from the device (MSb first).
bit 16-...: data $D O(\ldots-8)$. Further data in multiple byte reads.

Figure 9. Multiple byte SPI read protocol (2-byte example) (in mode 3)


## SPI write

Figure 10. SPI write protocol (in mode 3)


The SPI Write command is performed with 16 clock pulses. A multiple byte write command is performed by adding blocks of 8 clock pulses to the previous one.
bit 0 : WRITE bit. The value is 0 .
bit 1 -7: address $\mathrm{AD}(6: 0)$. This is the address field of the indexed register.
bit 8-15: data $\mathrm{DI}(7: 0)$ (write mode). This is the data that is written inside the device (MSb first). bit 16-... : data DI(...-8). Further data in multiple byte writes.

Figure 11. Multiple byte SPI write protocol (2-byte example) (in mode 3)


## SPI read in 3-wire mode

A 3-wire mode is entered by setting the CTRL3_C (12h) (SIM) bit equal to '1' (SPI serial interface mode selection).

Figure 12. SPI read protocol in 3-wire mode (in mode 3)


The SPI read command is performed with 16 clock pulses:
bit 0 : READ bit. The value is 1 .
bit 1-7: address $A D(6: 0)$. This is the address field of the indexed register.
bit 8-15: data $\mathrm{DO}(7: 0)$ (read mode). This is the data that is read from the device (MSb first).
A multiple read command is also available in 3-wire mode.

### 5.2 MIPI I3C ${ }^{\text {SM }}$ interface

### 5.2.1 MIPI I3C ${ }^{\text {SM }}$ slave interface

The LSM6DSO interface includes a MIPI I3CSM SDR only slave interface (compliant with release 1.0 of the specification) with MIPI I3C ${ }^{\text {SM }}$ SDR embedded features:

- CCC command
- Direct CCC communication (SET and GET)
- Broadcast CCC communication
- Private communications
- Private read and write for single byte
- Multiple read and write
- In-Band Interrupt request

Error Detection and Recovery Methods (S0-S6)
Note: $\quad$ Refer to Section $5.3 I^{2} C / I 3 C$ coexistence in LSM6DSO for details concerning the choice of the interface when powering up the device.

### 5.2.2 MIPI I3C ${ }^{\text {SM }}$ CCC supported commands

The list of MIPI I3C ${ }^{\text {SM }}$ CCC commands supported by the device is detailed in the following table.

Table 15. MIPI I3C ${ }^{\text {SM }}$ CCC commands

| Command | Command code | Default | Description |
| :---: | :---: | :---: | :---: |
| ENTDAA | $0 \times 07$ |  | DAA procedure |
| SETDASA | 0x87 |  | Assign Dynamic Address using Static Address 0x6B/0x6A depending on SDO pin |
| ENEC | 0x80 / 0x00 |  | Slave activity control (direct and broadcast) |
| DISEC | 0x81/ $0 \times 01$ |  | Slave activity control (direct and broadcast) |
| ENTAS0 | 0x82 / 0x02 |  | Enter activity state (direct and broadcast) |
| ENTAS1 | 0x83 / 0x03 |  | Enter activity state (direct and broadcast) |
| ENTAS2 | 0x84 / 0x04 |  | Enter activity state (direct and broadcast) |
| ENTAS3 | 0x85 / 0x05 |  | Enter activity state (direct and broadcast) |
| SETXTIME | 0x98 / 0x28 |  | Timing information exchange |
| GETXTIME | 0x99 | $\begin{aligned} & 0 \times 07 \\ & 0 \times 00 \\ & 0 \times 05 \\ & 0 \times 92 \end{aligned}$ | Timing information exchange |
| RSTDAA | 0x86 / 0x06 |  | Reset the assigned dynamic address (direct and broadcast) |
| SETMWL | 0x89 / 0x08 |  | Define maximum write length during private write (direct and broadcast) |
| SETMRL | 0x8A / 0x09 |  | Define maximum read length during private read (direct and broadcast) |
| SETNEWDA | 0x88 |  | Change dynamic address |
| GETMWL | 0x8B | $\begin{gathered} 0 \times 00 \\ 0 \times 08 \\ (2 \text { byte) } \end{gathered}$ | Get maximum write length during private write |


| Command | Command code | Default | Description |
| :---: | :---: | :---: | :---: |
| GETMRL | 0x8C | $\begin{gathered} 0 \times 00 \\ 0 \times 10 \\ 0 \times 09 \\ (3 \text { byte) } \end{gathered}$ | Get maximum read length during private read |
| GETPID | 0x8D | $\begin{aligned} & 0 \times 02 \\ & 0 \times 08 \\ & 0 \times 00 \\ & 0 \times 6 \mathrm{C} \\ & 0 \times 10 \\ & 0 \times 0 B \end{aligned}$ | Device ID register |
| GETBCR | 0x8E | $\begin{gathered} 0 \times 07 \\ (1 \text { byte) } \end{gathered}$ | Bus characteristics register |
| GETDCR | 0x8F | 0x44 default | MIPI I3C ${ }^{\text {SM }}$ Device Characteristic Register |
| GETSTATUS | 0x90 | $\begin{gathered} 0 \times 00 \\ 0 \times 00 \\ (2 \text { byte }) \end{gathered}$ | Status register |
| GETMXDS | 0x94 | $\begin{gathered} 0 \times 00 \\ 0 \times 20 \\ (2 \text { byte }) \end{gathered}$ | Return max data speed |

## $5.3 \quad \mathbf{I}^{2} \mathrm{C} / \mathrm{I} 3 \mathrm{C}$ coexistence in LSM6DSO

In the LSM6DSO, the SDA and SCL lines are common to both $I^{2} \mathrm{C}$ and I3C. The $I^{2} \mathrm{C}$ bus requires anti-spike filters on the SDA and SCL pins that are not compatible with I3C timing.
The device can be connected to both $I^{2} \mathrm{C}$ and I3C or only to the I3C bus depending on the connection of the INT1 pin when the device is powered up:

- INT1 pin floating (internal pull-down): $I^{2} \mathrm{C} / \mathrm{I} 3 \mathrm{C}$ both active, see Figure 13
- INT1 pin connected to VDD_IO: only I3C active, see Figure 14

Figure 13. $I^{2} \mathrm{C}$ and I3C both active (INT1 pin not connected)


1. Address assignment (DAA or ENTDA) must be performed with $I^{2} C$ Fast Mode Plus Timing. When the slave is addressed, the $I^{2} C$ slave is disabled and the timing is compatible with I3C specifications.

Figure 14. Only I3C active (INT1 pin connected to VDD_IO)


1. When the slave is I3C only, the $I^{2} C$ slave is always disabled. The address can be assigned using I3C SDR timing.

LSM6DSO

### 5.4 Master I $^{2} \mathrm{C}$ interface

If the LSM6DSO is configured in Mode 2, a master $I^{2} \mathrm{C}$ line is available. The master serial interface is mapped in the following dedicated pins.

Table 16. Master $\mathrm{I}^{2} \mathbf{C}$ pin details

| Pin name | Pin description |
| :---: | :--- |
| MSCL | $I^{2} C$ serial clock master |
| MSDA | $I^{2} C$ serial data master |
| MDRDY | $I^{2} C$ master external synchronization signal |

### 5.5 Auxiliary SPI interface

If the LSM6DSO is configured in Mode 3 or Mode 4, the auxiliary SPI is available. The auxiliary SPI interface is mapped to the following dedicated pins.

Table 17. Auxiliary SPI pin details

| Pin name | Pin description |
| :---: | :--- |
| OCS_Aux | Auxiliary SPI 3/4-wire enable |
| SDx | Auxiliary SPI 3/4-wire data input (SDI_Aux) and SPI 3-wire data output (SDO_Aux) |
| SCx | Auxiliary SPI 3/4-wire interface serial port clock |
| SDO_Aux | Auxiliary SPI 4-wire data output (SDO_Aux) |

When the LSM6DSO is configured in Mode 3 or Mode 4, the auxiliary SPI can be connected to a camera module for OIS/EIS support. In this configuration, the auxiliary SPI can write only to the dedicated registers INT_OIS (6Fh), CTRL1_OIS (70h), CTRL2_OIS (71h), CTRL3_OIS (72h). All the registers are accessible in Read mode from both the primary interface and auxiliary SPI.
Mode 3 is enabled when the OIS_EN_SPI2 bit in CTRL1_OIS (70h) register is set to 1.
Mode 4 is enabled when both the OIS_EN_SPI2 bit and the Mode4_EN bit in CTRL1_OIS (70h) register are set to 1.

## 6 Functionality

### 6.1 Operating modes

In the LSM6DSO, the accelerometer and the gyroscope can be turned on/off independently of each other and are allowed to have different ODRs and power modes.
The LSM6DSO has three operating modes available:

- only accelerometer active and gyroscope in power-down
- only gyroscope active and accelerometer in power-down
- both accelerometer and gyroscope sensors active with independent ODR

The accelerometer is activated from power-down by writing ODR_XL[3:0] in CTRL1_XL (10h) while the gyroscope is activated from power-down by writing ODR_G[3:0] in CTRL2_G (11h). For combo mode the ODRs are totally independent.

### 6.2 Accelerometer power modes

In the LSM6DSO, the accelerometer can be configured in five different operating modes: power-down, ultra-lowpower, low-power, normal mode and high-performance mode. The operating mode selected depends on the value of the XL_HM_MODE bit in CTRL6_C (15h). If XL_HM_MODE is set to ' 0 ', high-performance mode is valid for all ODRs (from 12.5 Hz up to 6.66 kHz ).
To enable the low-power and normal mode, the XL_HM_MODE bit has to be set to '1'. Low-power mode is available for lower ODRs (1.6, 12.5, 26, 52 Hz ) while normal mode is available for ODRs equal to 104 and 208 Hz .

### 6.2.1 Accelerometer ultra-low-power mode

The LSM6DSO can be configured in ultra-low-power (ULP) mode by setting the XL_ULP_EN bit to 1 in CTRL5_C (14h) register. This mode can be used in accelerometer-only mode (gyroscope sensor must be configured in power-down mode) and for ODR_XL values between 1.6 Hz and 208 Hz .
When ULP mode is intended to be used, the bit XL_HM_MODE must be set to 0 .
When ULP mode is switched ON/OFF, the accelerometer must be configured in power-down condition.
ULP mode cannot be used in Mode 3 or Mode 4 connection modes.
The embedded functions based on accelerometer data (free-fall, 6D/4D, tap, double tap, wake-up, activity/ inactivity, stationary/motion, step counter, step detection, significant motion, tilt) and the FIFO batching functionality are still supported when ULP mode is enabled.

### 6.3 Gyroscope power modes

In the LSM6DSO, the gyroscope can be configured in four different operating modes: power-down, low-power, normal mode and high-performance mode. The operating mode selected depends on the value of the G_HM_MODE bit in CTRL7_G (16h). If G_HM_MODE is set to ' 0 ', high-performance mode is valid for all ODRs (from 12.5 Hz up to 6.66 kHz ).
To enable the low-power and normal mode, the G_HM_MODE bit has to be set to '1'. Low-power mode is available for lower ODRs (12.5, 26, 52 Hz ) while normal mode is available for ODRs equal to 104 and 208 Hz .

### 6.4 Block diagram of filters

Figure 15. Block diagram of filters

6.4.1 Block diagrams of the accelerometer filters

In the LSM6DSO, the filtering chain for the accelerometer part is composed of the following:

- Analog filter (anti-aliasing)
- Digital filter (LPF1)
- Composite filter

Details of the block diagram appear in the following figure.

Figure 16. Accelerometer UI chain


Figure 17. Accelerometer composite filter


1. The cutoff value of the LPF1 output is $O D R / 2$ when the accelerometer is in high-performance mode. This value is equal to 700 Hz when the accelerometer is in low-power or normal mode.
Note: $\quad$ Advanced functions include pedometer, step detector and step counter, significant motion detection, and tilt functions.
The accelerometer filtering chain when Mode 4 is enabled is illustrated in the following figure.

Figure 18. Accelerometer chain with Mode 4 enabled


Note: $\quad$ Mode 4 is enabled when Mode4_EN = 1 and OIS_EN_SPI2 = 1 in CTRL1_OIS (70h).
The configuration of the accelerometer UI chain is not affected by enabling Mode 4.
Accelerometer output values are in registers OUTX_L_A (28h) and OUTX_H_A (29h) through not found and ODR at 6.66 kHz .
Accelerometer full-scale management between the UI chain and OIS chain depends on the setting of the XL_FS_MODE bit in register CTRL8_XL (17h).

Block diagrams of the gyroscope filters
In the LSM6DSO, the gyroscope filtering chain depends on the mode configuration:

- Mode 1 (for User Interface (UI) and Electronic Image Stabilization (EIS) functionality through primary interface) and Mode 2

Figure 19. Gyroscope digital chain - Mode 1 (UI/EIS) and Mode 2


In this configuration, the gyroscope ODR is selectable from 12.5 Hz up to 6.66 kHz . A low-pass filter (LPF1) is available if the auxiliary SPI is disabled, for more details about the filter characteristics see Table 60. Gyroscope LPF1 bandwidth selection.
The digital LPF2 filter cannot be configured by the user and its cutoff frequency depends on the selected gyroscope ODR, as indicated in the following table.

Table 18. Gyroscope LPF2 bandwidth selection

| Gyroscope ODR [Hz] | LPF2 cutoff [Hz] |
| :---: | :---: |
| 12.5 | 4.2 |
| 26 | 8.3 |
| 52 | 16.6 |
| 104 | 33.0 |
| 208 | 66.8 |
| 417 | 135.9 |
| 833 | 295.5 |
| 1667 | 1108.1 |
| 3333 | 1320.7 |
| 6667 | 1441.8 |

Note: $\quad$ Data can be acquired from the output registers and FIFO over the primary $I^{2} \mathrm{C} / /{ }^{3} \mathrm{C} / S P I$ interface.

- Mode 3 / Mode 4 (for OIS and EIS functionality)

Figure 20. Gyroscope digital chain - Mode 3 / Mode 4 (OIS/EIS)


1. When Mode3/4 is enabled, the LPF1 filter is not available in the gyroscope UI chain.
2. It is recommended to avoid using the LPF1 filter in Mode1/2 when Mode3/4 is intended to be used.
3. HP_EN_OIS can be used to select the HPF on the OIS path only if the HPF is not used in the UI chain. If both the HP_EN_G bit and HP_EN_OIS bit are set to 1, the HP filter is applied to the UI chain only.
The auxiliary interface needs to be enabled in CTRL1_OIS (70h).
In Mode 3/4 configuration, there are two paths:

- the chain for User Interface (UI) where the ODR is selectable from 12.5 Hz up to 6.66 kHz
- the chain for OIS/EIS where the ODR is at 6.66 kHz and the LPF1 is available. The LPF1 configuration depends on the setting of the FTYPE_[1;0] _OIS bit in register CTRL2_OIS (71h); for more details about the filter characteristics see Table 151. Gyroscope OIS chain digital LPF1 filter bandwidth selection. Gyroscope output values are in registers 22 h to 27 h with the selected full scale (FS[1:0]_G_OIS bit in CTRL1_OIS (70h)).


### 6.5 FIFO

The presence of a FIFO allows consistent power saving for the system since the host processor does not need continuously poll data from the sensor, but It can wake up only when needed and burst the significant data out from the FIFO.
The LSM6DSO embeds 3 kbytes of data in FIFO (up to 9 kbytes with the compression feature enabled) to store the following data:

- Gyroscope
- Accelerometer
- External sensors (up to 4)
- Step counter
- Timestamp
- Temperature

Writing data in the FIFO can be configured to be triggered by the:

- Accelerometer / gyroscope data-ready signal
- Sensor hub data-ready signal
- Step detection signal

The applications have maximum flexibility in choosing the rate of batching for physical sensors with FIFOdedicated configurations: accelerometer, gyroscope and temperature sensor batching rates can be selected by the user. External sensor writing in FIFO can be triggered by the accelerometer data-ready signal or by an external sensor interrupt. The step counter can be stored in FIFO with associated timestamp each time a step is detected. It is possible to select decimation for timestamp batching in FIFO with a factor of 1,8 , or 32.
The reconstruction of a FIFO stream is a simple task thanks to the FIFO_DATA_OUT_TAG byte that allows recognizing the meaning of a word in FIFO.
FIFO allows correct reconstruction of the timestamp information for each sensor stored in FIFO. If a change in the ODR or BDR (Batching Data Rate) configuration is performed, the application can correctly reconstruct the timestamp and know exactly when the change was applied without disabling FIFO batching. FIFO stores information of the new configuration and timestamp in which the change was applied in the device.
Finally, FIFO embeds a compression algorithm that the user can enable in order to have up to 9 kbytes of data stored in FIFO and take advantage of interface communication length for FIFO flushing and communication power consumption.
The programmable FIFO watermark threshold can be set in FIFO_CTRL1 (07h) and FIFO_CTRL2 (08h) using the WTM[8:0] bits. To monitor the FIFO status, dedicated registers (FIFO_STATUS1 (3Ah), FIFO_STATUS2 (3Bh)) can be read to detect FIFO overrun events, FIFO full status, FIFO empty status, FIFO watermark status and the number of unread samples stored in the FIFO. To generate dedicated interrupts on the INT1 and INT2 pins of these status events, the configuration can be set in INT1_CTRL (0Dh) and INT2_CTRL (0Eh).
The FIFO buffer can be configured according to six different modes:

- Bypass mode
- FIFO mode
- Continuous mode
- Continuous-to-FIFO mode
- Bypass-to-continuous mode
- Bypass-to-FIFO mode

Each mode is selected by the FIFO_MODE_[2:0] bits in the FIFO_CTRL4 (0Ah) register.

### 6.5.1 Bypass mode

In Bypass mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 000), the FIFO is not operational and it remains empty. Bypass mode is also used to reset the FIFO when in FIFO mode.

## FIFO mode

In FIFO mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 001) data from the output channels are stored in the FIFO until it is full.
To reset FIFO content, Bypass mode should be selected by writing FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0]) to '000'. After this reset command, it is possible to restart FIFO mode by writing FIFO_CTRL4 (OAAh) (FIFO_MODE_[2:0]) to '001'.
The FIFO buffer memorizes up to 9 kBytes of data (with compression enabled) but the depth of the FIFO can be resized by setting the WTM [8:0] bits in FIFO CTRL1 ( 07 h ) and FIFO CTRL2 (08h). If the STOP_ON_WTM bit in FIFO_CTRL2 ( 08 h ) is set to ' 1 ', FIFO depth is limited up to the WTM [8:0] bits in FIFO_CTRL1 (07h) and FIFO_CTRL2 (08h).

## Continuous mode

Continuous mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 110) provides a continuous FIFO update: as new data arrives, the older data is discarded.
A FIFO threshold flag FIFO_STATUS2 (3Bh)(FIFO_WTM_IA) is asserted when the number of unread samples in FIFO is greater than or equal to FIFO_CTRL1 (07h) and FIFO_CTRL2 (08h)(WTM [8:0]).
It is possible to route the FIFO_WTM_IA flag to FIFO_CTRL2 (08h) to the INT1 pin by writing in register INT1_CTRL (0Dh)(INT1_FIFO_TH) = '1' or to the INT2 pin by writing in register INT2_CTRL (0Eh) (INT2_FIFO_TH) = ' 1 '.
A full-flag interrupt can be enabled, INT1_CTRL (0Dh)(INT1_FIFO_FULL) = '1' or INT2_CTRL (0Eh) (INT2_FIFO_FULL) = '1', in order to indicate FIFO saturation and eventually read its content all at once.
If an overrun occurs, at least one of the oldest samples in FIFO has been overwritten and the FIFO_OVR_IA flag in FIFO_STATUS2 (3Bh) is asserted.
In order to empty the FIFO before it is full, it is also possible to pull from FIFO the number of unread samples available inFIFO_STATUS1 (3Ah) and FIFO_STATUS2 (3Bh)(DIFF_FIFO_[9:0]).

Continuous-to-FIFO mode
In Continuous-to-FIFO mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = 011), FIFO behavior changes according to the trigger event detected in one of the following interrupt events:

- Single tap
- Double tap
- Wake-up
- Free-fall
- D6D

When the selected trigger bit is equal to ' 1 ', FIFO operates in FIFO mode.
When the selected trigger bit is equal to ' 0 ', FIFO operates in Continuous mode.

## Bypass-to-Continuous mode

In Bypass-to-Continuous mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = '100'), data measurement storage inside FIFO operates in Continuous mode when selected triggers are equal to ' 1 ', otherwise FIFO content is reset (Bypass mode).
FIFO behavior changes according to the trigger event detected in one of the following interrupt events:

- Single tap
- Double tap
- Wake-up
- Free-fall
- D6D


### 6.5.6 Bypass-to-FIFO mode

In Bypass-to-FIFO mode (FIFO_CTRL4 (0Ah)(FIFO_MODE_[2:0] = '111'), data measurement storage inside FIFO operates in FIFO mode when selected triggers are equal to ' 1 ', otherwise FIFO content is reset (Bypass mode). FIFO behavior changes according to the trigger event detected in one of the following interrupt events:

- Single tap
- Double tap
- Wake-up
- Free-fall
- D6D


### 6.5.7 FIFO reading procedure

The data stored in FIFO are accessible from dedicated registers and each FIFO word is composed of 7 bytes: one tag byte (FIFO_DATA_OUT_TAG (78h), in order to identify the sensor, and 6 bytes of fixed data (FIFO_DATA_OUT registers from (79h) to (7Eh)).
The DIFF_FIFO_[9:0] field in the FIFO_STATUS1 (3Ah) and FIFO_STATUS2 (3Bh) registers contains the number of words ( $\overline{1}$ byte TAG +6 bytes DATA) collected in FIFO.
In addition, it is possible to configure a counter of the batch events of accelerometer or gyroscope sensors. The flag COUNTER_BDR_IA in FIFO_STATUS2 (3Bh) alerts that the counter reaches a selectable threshold (CNT_BDR_TH_[10:0] field in COUNTER_BDR_REG1 (0Bh) and COUNTER_BDR_REG2 (0Ch)). This allows triggering the reading of FIFO with the desired latency of one single sensor. The sensor is selectable using the TRIG_COUNTER_BDR bit in COUNTER_BDR_REG1 (0Bh). As for the other FIFO status events, the flag COUNTER_BDR_IA can be routed on the INT1 or INT2 pins by asserting the corresponding bits (INT1_CNT_BDR of INT1_CTRL (0Dh) and INT2_CNT_BDR of INT2_CTRL (0Eh)).
In order to maximize the amount of accelerometer and gyroscope data in FIFO, the user can enable the compression algorithm by setting to 1 both the FIFO_COMPR_EN bit in EMB_FUNC_EN_B (05h) (embedded functions registers bank) and the FIFO_COMPR_RT_EN bit in FIFO_CTRL2 (08h). When compression is enabled, it is also possible to force writing non-compressed data at a selectable rate using the UNCOPTR_RATE_[1:0] field in FIFO_CTRL2 (08h).
Meta information about accelerometer and gyroscope sensor configuration changes can be managed by enabling the ODR_CHG_EN bit in FIFO_CTRL2 (08h).

## 7 Application hints

### 7.1 LSM6DSO electrical connections in Mode 1

Figure 21. LSM6DSO electrical connections in Mode 1


1. Leave pin electrically unconnected and soldered to PCB.

The device core is supplied through the Vdd line. Power supply decoupling capacitors (C1, C2 = 100 nF ceramic) should be placed as near as possible to the supply pin of the device (common design practice).
The functionality of the device and the measured acceleration/angular rate data is selectable and accessible through the SPI// ${ }^{2} \mathrm{C} / \mathrm{MIPI} \operatorname{I3C} \mathrm{C}^{\text {SM }}$ interface.
The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the $\mathrm{SPI} / /^{2} \mathrm{C} / \mathrm{MIPI} I 3 \mathrm{C}^{S M}$ interface.

### 7.2 LSM6DSO electrical connections in Mode 2

Figure 22. LSM6DSO electrical connections in Mode 2


1. Leave pin electrically unconnected and soldered to PCB.

The device core is supplied through the Vdd line. Power supply decoupling capacitors (C1, C2 $=100 \mathrm{nF}$ ceramic) should be placed as near as possible to the supply pin of the device (common design practice).
The functionality of the device and the measured acceleration/angular rate data is selectable and accessible through the SPI/I $I^{\mathrm{C}} / \mathrm{MIPI} \operatorname{I3} \mathrm{C}^{\text {SM }}$ primary interface.
The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the $\mathrm{SPI} / I^{2} \mathrm{C} / \mathrm{MIPI} \operatorname{I3C}{ }^{S M}$ primary interface.

### 7.3 LSM6DSO electrical connections in Mode 3 and Mode 4

Figure 23. LSM6DSO electrical connections in Mode 3 and Mode 4 (auxiliary 3/4-wire SPI)


1. Leave pin electrically unconnected and soldered to PCB.

Note: $\quad$ When Mode 3 and 4 are used, the pull-up on pins 10 and 11 can be disabled (refer to Table 19. Internal pin status). To avoid leakage current, it is recommended to not leave the SPI lines floating (also when the OIS system is off).
The device core is supplied through the Vdd line. Power supply decoupling capacitors ( $\mathrm{C} 1, \mathrm{C} 2=100 \mathrm{nF}$ ceramic) should be placed as near as possible to the supply pin of the device (common design practice).
The functionality of the device is selectable and accessible through the SPI/I ${ }^{2} \mathrm{C} / \mathrm{MIPI} I 3 \mathrm{C}^{\text {SM }}$ primary interface.
Measured acceleration/angular rate data is selectable and accessible through the SPI/I ${ }^{2} \mathrm{C} / \mathrm{MIPI} I 3 \mathrm{C}^{\text {SM }}$ primary interface and auxiliary SPI.
The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the $\mathrm{SPI} / /^{2} \mathrm{C} / \mathrm{MIPI} I 3 \mathrm{C}^{S M}$ interface.

Table 19. Internal pin status

| pin\# | Name | Mode 1 function | Mode 2 function | Mode 3 / Mode 4 function | Pin status Mode 1 | Pin status Mode 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SDO | SPI 4-wire interface serial data output (SDO) | SPI 4-wire interface serial data output (SDO) | SPI 4-wire interface serial data output (SDO) | Default: input without pull-up <br> Pull-up is enabled if bit SDO_PU_EN = 1 in reg 02h. | Default: input without pull-u <br> Pull-up is enabled if bit SDO_PU_EN = 1 in reg 02 |
| 1 | SAO | $I^{2} \mathrm{C}$ least significant bit of the device address (SA0) <br> MIPI I3C ${ }^{\text {SM }}$ least significant bit of the static address (SA0) | $I^{2} \mathrm{C}$ least significant bit of the device address (SA0) <br> MIPI I3C ${ }^{\text {SM }}$ least significant bit of the static address (SA0) | $I^{2} \mathrm{C}$ least significant bit of the device address (SA0) <br> MIPI I3C ${ }^{\text {SM }}$ least significant bit of the static address (SAO) |  |  |
| 2 | SDx | Connect to VDDIO or GND | $\mathrm{I}^{2} \mathrm{C}$ serial data master (MSDA) | Auxiliary SPI 3/4-wire interface serial data input (SDI) and SPI 3-wire serial data output (SDO) | Default: input without pull-up <br> Pull-up is enabled if bit SHUB_PU_EN = 1 in reg 14h in sensor hub registers (see Note to enable pull-up). | Default: input without pull-u <br> Pull-up is enabled if bit SHUB_PU_EN = 1 in reg 14 sensor hub registers (see Not enable pull-up). |
| 3 | SCx | Connect to VDDIO or GND | $1^{2} \mathrm{C}$ serial clock master (MSCL) | Auxiliary SPI 3/4-wire interface serial port clock (SPC_Aux) | Default: input without pull-up <br> Pull-up is enabled if bit SHUB_PU_EN = 1 in reg 14h in sensor hub registers (see Note to enable pull-up). | Default: input without pull-u <br> Pull-up is enabled if bit SHUB_PU_EN = 1 in reg 14r sensor hub registers (see Not enable pull-up). |
| 4 | INT1 | Programmable interrupt 1 / If device is used as MIPI I3CSM pure slave, this pin must be set to ' 1 '. | Programmable interrupt 1 / If device is used as MIPI I3C ${ }^{\text {SM }}$ pure slave, this pin must be set to ' 1 '. | Programmable interrupt 1 / If device is used as MIPI I3C ${ }^{\text {SM }}$ pure slave, this pin must be set to ' 1 '. | Default: input with pull-down ${ }^{(2)}$ | Default: input with pull-down |
| 5 | VDDIO | Power supply for I/O pins | Power supply for I/O pins | Power supply for I/O pins |  |  |
| 6 | GND | 0 V supply | 0 V supply | 0 V supply |  |  |
| 7 | GND | 0 V supply | 0 V supply | 0 V supply |  |  |
| 8 | VDD | Power supply | Power supply | Power supply |  |  |
| 9 | INT2 | Programmable interrupt 2 (INT2) / Data enabled (DEN) | Programmable interrupt 2 (INT2) / Data enabled (DEN) / I ${ }^{2} \mathrm{C}$ master external synchronization signal (MDRDY) | Programmable interrupt 2 (INT2) / Data enabled (DEN) | Default: output forced to ground | Default: output forced to grou |
| 10 | OCS_Aux | Leave unconnected | Leave unconnected | Auxiliary SPI 3/4-wire interface enabled | Default: input with pull-up <br> Pull-up is disabled if bit OIS_PU_DIS = 1 in reg 02h. | Default: input with pull-up <br> Pull-up is disabled if bit OIS_PU_DIS = 1 in reg 02r |
| 11 | SDO_Aux | Connect to VDDIO or leave unconnected | Connect to VDDIO or leave unconnected | Auxiliary SPI 3-wire interface: leave unconnected / Auxiliary SPI 4-wire interface: serial data output (SDO_Aux) | Default: input with pull-up <br> Pull-up is disabled if bit OIS_PU_DIS = 1 in reg 02h. | Default: input with pull-up <br> Pull-up is disabled if bit OIS_PU_DIS = 1 in reg 02r |
| 12 | CS | $1^{2} \mathrm{C} /$ SPI mode selection <br> (1:SPI idle mode $/ I^{2} \mathrm{C}$ communication enabled; <br> 0 : SPI communication mode / $I^{2} \mathrm{C}$ disabled) | $1^{2} \mathrm{C} /$ SPI mode selection <br> (1:SPI idle mode $/ \mathrm{I}^{2} \mathrm{C}$ communication enabled; <br> 0: SPI communication mode / $I^{2} \mathrm{C}$ disabled) | $1^{2} \mathrm{C} /$ SPI mode selection <br> (1:SPI idle mode $/ \mathrm{I}^{2} \mathrm{C}$ communication enabled; <br> 0: SPI communication mode / $I^{2} \mathrm{C}$ disabled) | Default: input with pull-up <br> Pull-up is disabled if bit I2C_disable $=1$ in reg 13h and I3C_disable $=1 \mathrm{in}$ reg 18 h . | Default: input with pull-up <br> Pull-up is disabled if bit I2C_disable = 1 in reg 13h a I3C_disable $=1$ in reg 18 h |


| pin\＃ | Name | Mode 1 function | Mode 2 function | Mode 3 ／Mode 4 function | Pin status Mode 1 | Pin status Mode 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13 | SCL | $I^{2} \mathrm{C} / \mathrm{MIPI} / 13 \mathrm{C}^{\text {SM }}$ serial clock （SCL）／SPI serial port clock （SPC） | $I^{2} \mathrm{C} / \mathrm{MIPI} / 3 \mathrm{C}^{\text {SM }}$ serial clock （SCL）／SPI serial port clock （SPC） | $I^{2} \mathrm{C} / \mathrm{MIPI} / 13 \mathrm{C}^{\mathrm{SM}}$ serial clock （SCL）／SPI serial port clock （SPC） | Default：input without pull－up | Default：input without pull－u |
| 14 | SDA | $I^{2} \mathrm{C} / \mathrm{MIPI}$ I3C $\mathrm{C}^{\text {SM }}$ serial data （SDA）／SPI serial data input（SDI）／3－wire interface serial data output （SDO） | $I^{2} \mathrm{C} / \mathrm{MIPI} \operatorname{I3C} \mathrm{C}^{\mathrm{SM}}$ serial data （SDA）／SPI serial data input（SDI）／3－wire interface serial data output （SDO） | $I^{2} \mathrm{C} / \mathrm{MIPI}$ I3C ${ }^{\text {SM }}$ serial data （SDA）／SPI serial data input（SDI）／3－wire interface serial data output （SDO） | Default：input without pull－up | Default：input without pull－u |

1．Mode 3 is enabled when the OIS＿EN＿SPI2 bit in the CTRL1＿OIS（70h）register is set to 1 ．Mode 4 is enabled when both the OIS＿EN＿SPI2 bit ano the Mode4＿EN bit in the CTRL1＿OIS（70h）register are set to 1.
2．INT1 must be set to＇ 0 ＇or left unconnected during power－on if the $I^{2} \mathrm{C} /$ SPI interfaces are used．

Internal pull－up value is from $30 \mathrm{k} \Omega$ to $50 \mathrm{k} \Omega$ ，depending on VDDIO．
Note：$\quad$ The procedure to enable the pull－up on pins 2 and 3 is as follows：
1．From the primary $I^{2} C / I^{3} \mathrm{C} /$ SPI interface：write $40 h$ in register at address 01 h （enable access to the sensor hub register：
2．From the primary $I^{2} C / I^{3} \mathrm{C} /$ SPI interface：write 08 h in register at address 14 h （enable the pull－up on pins 2 and 3）
3．From the primary $I^{2} C / I^{3} \mathrm{C} /$ SPI interface：write 00 h in register at address 01 h （disable access to the sensor hub register

## $8 \quad$ Register mapping

The table given below provides a list of the 8/16-bit registers embedded in the device and the corresponding addresses.

Table 20. Registers address map

| Name | Type | Register address |  | Default | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Hex | Binary |  |  |
| FUNC_CFG_ACCESS | RW | 01 | 00000001 | 00000000 |  |
| PIN_CTRL | RW | 02 | 00000010 | 00111111 |  |
| RESERVED | - | 03-06 |  |  |  |
| FIFO_CTRL1 | RW | 07 | 00000111 | 00000000 |  |
| FIFO_CTRL2 | RW | 08 | 00001000 | 00000000 |  |
| FIFO_CTRL3 | RW | 09 | 00001001 | 00000000 |  |
| FIFO_CTRL4 | RW | 0 A | 00001010 | 00000000 |  |
| COUNTER_BDR_REG1 | RW | 0B | 00001011 | 00000000 |  |
| COUNTER_BDR_REG2 | RW | OC | 00001100 | 00000000 |  |
| INT1_CTRL | RW | OD | 00001101 | 00000000 |  |
| INT2_CTRL | RW | OE | 00001110 | 00000000 |  |
| WHO_AM_I | R | OF | 00001111 | 01101100 | R (SPI2) |
| CTRL1_XL | RW | 10 | 00010000 | 00000000 | R (SPI2) |
| CTRL2_G | RW | 11 | 00010001 | 00000000 | R (SPI2) |
| CTRL3_C | RW | 12 | 00010010 | 00000100 | R (SPI2) |
| CTRL4_C | RW | 13 | 00010011 | 00000000 | R (SPI2) |
| CTRL5_C | RW | 14 | 00010100 | 00000000 | R (SPI2) |
| CTRL6_C | RW | 15 | 00010101 | 00000000 | R (SPI2) |
| CTRL7_G | RW | 16 | 00010110 | 00000000 | R (SPI2) |
| CTRL8_XL | RW | 17 | 00010111 | 00000000 | R (SPI2) |
| CTRL9_XL | RW | 18 | 00011000 | 11100000 | R (SPI2) |
| CTRL10_C | RW | 19 | 00011001 | 00000000 | R (SPI2) |
| ALL_INT_SRC | R | 1A | 00011010 | output |  |
| WAKE_UP_SRC | R | 1B | 00011011 | output |  |
| TAP_SRC | R | 1 C | 00011100 | output |  |
| D6D_SRC | R | 1D | 00011101 | output |  |
| STATUS_REG ${ }^{(1)} /$ STATUS_SPIAux ${ }^{(2)}$ | R | 1E | 00011110 | output |  |
| RESERVED | - | 1F | 00011111 |  |  |
| OUT_TEMP_L | R | 20 | 00100000 | output |  |
| OUT_TEMP_H | R | 21 | 00100001 | output |  |
| OUTX_L_G | R | 22 | 00100010 | output |  |
| OUTX_H_G | R | 23 | 00100011 | output |  |
| OUTY_L_G | R | 24 | 00100100 | output |  |


| Name | Type | Register address |  | Default | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Hex | Binary |  |  |
| OUTY_H_G | R | 25 | 00100101 | output |  |
| OUTZ_L_G | R | 26 | 00100110 | output |  |
| OUTZ_H_G | R | 27 | 00100111 | output |  |
| OUTX_L_A | R | 28 | 00101000 | output |  |
| OUTX_H_A | R | 29 | 00101001 | output |  |
| OUTY_L_A | R | 2A | 00101010 | output |  |
| OUTY_H_A | R | 2B | 00101011 | output |  |
| OUTZ_L_A | R | 2 C | 00101100 | output |  |
| OUTZ_H_A | R | 2D | 00101101 | output |  |
| RESERVED | - | 2E-34 |  |  |  |
| EMB_FUNC_STATUS_MAINPAGE | R | 35 | 00110101 | output |  |
| FSM_STATUS_A_MAINPAGE | R | 36 | 00110110 | output |  |
| FSM_STATUS_B_MAINPAGE | R | 37 | 00110111 | output |  |
| RESERVED | - | 38 |  |  |  |
| STATUS_MASTER_MAINPAGE | R | 39 | 00111001 | output |  |
| FIFO_STATUS1 | R | 3A | 00111010 | output |  |
| FIFO_STATUS2 | R | 3B | 00111011 | output |  |
| RESERVED | - | 3C-3F |  |  |  |
| TIMESTAMP0 | R | 40 | 01000000 | output | R (SPI2) |
| TIMESTAMP1 | R | 41 | 01000001 | output | R (SPI2) |
| TIMESTAMP2 | R | 42 | 01000010 | output | R (SPI2) |
| TIMESTAMP3 | R | 43 | 01000011 | output | R (SPI2) |
| RESERVED | - | 44-55 |  |  |  |
| TAP_CFG0 | RW | 56 | 01010110 | 00000000 |  |
| TAP_CFG1 | RW | 57 | 01010111 | 00000000 |  |
| TAP_CFG2 | RW | 58 | 01011000 | 00000000 |  |
| TAP_THS_6D | RW | 59 | 01011001 | 00000000 |  |
| INT_DUR2 | RW | 5A | 01011010 | 00000000 |  |
| WAKE_UP_THS | RW | 5B | 01011011 | 00000000 |  |
| WAKE_UP_DUR | RW | 5C | 01011100 | 00000000 |  |
| FREE_FALL | RW | 5D | 01011101 | 00000000 |  |
| MD1_CFG | RW | 5E | 01011110 | 00000000 |  |
| MD2_CFG | RW | 5F | 01011111 | 00000000 |  |
| RESERVED | - | 60-61 |  | 00000000 |  |
| I3C_BUS_AVB | RW | 62 | 01100010 | 00000000 |  |
| INTERNAL_FREQ_FINE | R | 63 | 01100011 | output |  |
| RESERVED | - | 64-6E |  |  |  |
| INT_OIS | R | 6 F | 01101111 | 00000000 | RW (SPI2) |
| CTRL1_OIS | R | 70 | 01110000 | 00000000 | RW (SPI2) |


| Name | Type | Register address |  | Default | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Hex | Binary |  |  |
| CTRL2_OIS | R | 71 | 01110001 | 00000000 | RW (SPI2) |
| CTRL3_OIS | R | 72 | 01110010 | 00000000 | RW (SPI2) |
| X_OFS_USR | RW | 73 | 01110011 | 00000000 |  |
| Y_OFS_USR | RW | 74 | 01110100 | 00000000 |  |
| Z_OFS_USR | RW | 75 | 01110101 | 00000000 |  |
| RESERVED | - | 76-77 |  |  |  |
| FIFO_DATA_OUT_TAG | R | 78 | 01111000 | output |  |
| FIFO_DATA_OUT_X_L | R | 79 | 01111001 | output |  |
| FIFO_DATA_OUT_X_H | R | 7 A | 01111010 | output |  |
| FIFO_DATA_OUT_Y_L | R | 7B | 01111011 | output |  |
| FIFO_DATA_OUT_Y_H | R | 7 C | 01111100 | output |  |
| FIFO_DATA_OUT_Z_L | R | 7D | 01111101 | output |  |
| FIFO_DATA_OUT_X_H | R | 7E | 01111110 | output |  |

1. This register status is read using the primary interface for user interface data.
2. This register status is read using the auxiliary SPI for OIS data.

## 9 Register description

The device contains a set of registers which are used to control its behavior and to retrieve linear acceleration, angular rate and temperature data. The register addresses, made up of 7 bits, are used to identify them and to write the data through the serial interface.

### 9.1 FUNC_CFG_ACCESS (01h)

Enable embedded functions register (r/w)

Table 21. FUNC_CFG_ACCESS register

| FUNC_CFG_ ACCESS | SHUB_REG ACCESS | $0^{(1)}$ | $0^{(1)}$ | $0^{(1)}$ | $0^{(1)}$ | $0^{(1)}$ | $0^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 22. FUNC_CFG_ACCESS register description

| FUNC_CFG_ACCESS | Enable access to the embedded functions configuration registers. ${ }^{(1)}$ <br> Default value: 0 |
| :--- | :--- |
| SHUB_REG_ACCESS | Enable access to the sensor hub $\left({ }^{2} \mathrm{C}\right.$ master) registers. ${ }^{(2)}$ <br> Default value: 0 |

1. Details concerning the embedded functions configuration registers are available in Section 10 Embedded functions register mapping and Section 11 Embedded functions register description.
2. Details concerning the sensor hub registers are available in Section 14 Sensor hub register mapping and Section 15 Sensor hub register description.
$\begin{array}{ll}\text { 9.2 } & \text { PIN_CTRL (02h) } \\ \text { SDO, OCS_AUX, SDO_AUX pins pull-up enable/disable register (r/w) }\end{array}$

Table 23. PIN_CTRL register

| OIS_- | SDO_- | 1 | 1 | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PU_DIS | PU_EN |  | 1 |  |  |  |  |

Table 24. PIN_CTRL register description

|  | Disable pull-up on both OCS_Aux and SDO_Aux pins. Default value: 0 |
| :--- | :--- |
| OIS_PU_DIS | (0: OCS_Aux and SDO_Aux pins with pull-up; <br> 1: OCS_Aux and SDO_Aux pins pull-up disconnected) |
| SDO_PU_EN | Enable pull-up on SDO pin <br> (0: SDO pin pull-up disconnected (default); 1: SDO pin with pull-up) |

### 9.3 FIFO_CTRL1 (07h)

FIFO control register 1 (r/w)

Table 25. FIFO_CTRL1 register

| WTM7 | WTM6 | WTM5 | WTM4 | WTM3 | WTM2 | WTM1 | WTM0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 26. FIFO_CTRL1 register description

| WTM[7:0] | FIFO watermark threshold, in conjunction with WTM8 in FIFO_CTRL2 (08h) <br> 1 <br>  <br>  <br> Watermark flag rises when the number of bytes written in the FIFO is greater than or equal to the threshold level. |
| :--- | :--- |

### 9.4 FIFO_CTRL2 (08h)

FIFO control register 2 (r/w)

Table 27. FIFO_CTRL2 register

| STOP_ON | FIFO_- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COMPR_ WTM |  |  |  |  |  |  | | ODRCHG |
| :---: |
| RT_EN |

Table 28. FIFO_CTRL2 register description

| STOP_ON_WTM | Sensing chain FIFO stop values memorization at threshold level <br> (0: FIFO depth is not limited (default); <br> 1: FIFO depth is limited to threshold level, defined in FIFO_CTRL1 (07h) and FIFO_CTRL2 (08h)) |
| :--- | :--- |
| FIFO_COMPR_RT_EN ${ }^{(1)}$ | Enables/Disables compression algorithm runtime |
| ODRCHG_EN | Enables ODR CHANGE virtual sensor to be batched in FIFO |
|  | This field configures the compression algorithm to write non-compressed data at each rate. <br> (0: Non-compressed data writing is not forced; <br> 1: Non-compressed data every 8 batch data rate; <br> 2: Non-compressed data every 16 batch data rate; |
| 3NCOPTR_RATE_[1:0] Non-compressed data every 32 batch data rate) |  |

[^0]
### 9.5 FIFO_CTRL3 (09h)

FIFO control register 3 (r/w)

Table 29. FIFO_CTRL3 register

| BDR_GY_3 | BDR_GY_2 | BDR_GY_1 | BDR_GY_0 | BDR_XL_3 | BDR_XL_2 | BDR_XL_1 | BDR_XL_0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 30. FIFO_CTRL3 register description

| BDR_GY_[3:0] | Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data. <br> (0000: Gyro not batched in FIFO (default); <br> 0001: 12.5 Hz; <br> 0010: 26 Hz; <br> 0011: 52 Hz ; <br> 0100: 104 Hz; <br> 0101: 208 Hz ; <br> 0110: 417 Hz ; <br> 0111: 833 Hz ; <br> 1000: 1667 Hz; <br> 1001: 3333 Hz ; <br> 1010: 6667 Hz ; <br> 1011: 6.5 Hz ; <br> 1100-1111: not allowed) |
| :---: | :---: |
| BDR_XL_[3:0] | Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data. <br> (0000: Accelerometer not batched in FIFO (default); $\begin{aligned} & \text { 0001: } 12.5 \mathrm{~Hz} ; \\ & \text { 0010: } 26 \mathrm{~Hz} ; \\ & \text { 0011: } 52 \mathrm{~Hz} ; \\ & \text { 0100: } 104 \mathrm{~Hz} ; \\ & \text { 0101: } 208 \mathrm{~Hz} ; \\ & \text { 0110: } 417 \mathrm{~Hz} ; \\ & \text { 0111: } 833 \mathrm{~Hz} ; \\ & \text { 1000: } 1667 \mathrm{~Hz} ; \\ & \text { 1001: } 3333 \mathrm{~Hz} ; \\ & \text { 1010: } 6667 \mathrm{~Hz} ; \\ & \text { 1011: 1.6 Hz; } \\ & \text { 1100-1111: not allowed) } \end{aligned}$ |

## $9.6 \quad$ FIFO_CTRL4 (0Ah)

FIFO control register 4 (r/w)

Table 31. FIFO_CTRL4 register

| DEC_TS_- <br> BATCH_1 | DEC_TS_- <br> BATCH_0 | ODR_T_- <br> BATCH_1 | ODR_T_- <br> BATCH_0 | 0 | FIFO_ <br> MODE2 | FIFO_- <br> MODE1 | FIFO_- <br> MODE0 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |

Table 32. FIFO_CTRL4 register description

| DEC_TS_BATCH_[1:0] | Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between XL and GYRO BDR divided by decimation decoder. <br> (00: Timestamp not batched in FIFO (default); <br> 01: Decimation 1: max(BDR_XL[Hz],BDR_GY[Hz]) [Hz]; <br> 10: Decimation 8: $\max \left(B D R \_X L[H z], B D R \_G Y[H z]\right) / 8[H z] ;$ <br> 11: Decimation 32: $\left.\max \left(B D R \_X L[H z], B D R \_G Y[H z]\right) / 32[H z]\right)$ |
| :---: | :---: |
| ODR_T_BATCH_[1:0] | Selects batching data rate (writing frequency in FIFO) for temperature data (00: Temperature not batched in FIFO (default); $\begin{aligned} & \text { 01: } 1.6 \mathrm{~Hz} ; \\ & \text { 10: } 12.5 \mathrm{~Hz} ; \\ & \text { 11: } 52 \mathrm{~Hz}) \end{aligned}$ |
| FIFO_MODE[2:0] | FIFO mode selection <br> (000: Bypass mode: FIFO disabled; <br> 001: FIFO mode: stops collecting data when FIFO is full; <br> 010: Reserved; <br> 011: Continuous-to-FIFO mode: Continuous mode until trigger is deasserted, then FIFO mode; <br> 100: Bypass-to-Continuous mode: Bypass mode until trigger is deasserted, then Continuous mode; <br> 101: Reserved; <br> 110: Continuous mode: if the FIFO is full, the new sample overwrites the older one; <br> 111: Bypass-to-FIFO mode: Bypass mode until trigger is deasserted, then FIFO mode.) |

### 9.7 COUNTER_BDR_REG1 (OBh)

Counter batch data rate register 1 (r/w)

Table 33. COUNTER_BDR_REG1 register

| dataready_ <br> pulsed | RST__ <br> COUNTER <br> _BDR | TRIG__ <br> COUNTER <br> _BDR | 0 | 0 | CNT_BDR_ <br> TH_10 | CNT_BDR_ <br> TH_9 | CNT_BDR_ <br> TH_8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 34. COUNTER_BDR_REG1 register description

| dataready_pulsed | Enables pulsed data-ready mode <br> (0: Data-ready latched mode (returns to 0 only after an interface reading) (default); <br> $1:$ Data-ready pulsed mode (the data ready pulses are $75 \mu \mathrm{~s}$ long) |
| :--- | :--- |
| RST_COUNTER_BDR | Resets the internal counter of batching events for a single sensor. <br> This bit is automatically reset to zero if it was set to '1'. |
| TRIG_COUNTER_BDR | Selects the trigger for the internal counter of batching events between XL and gyro. <br> (0: XL batching event; <br> $1: ~ G Y R O ~ b a t c h i n g ~ e v e n t) ~$ |

### 9.8 COUNTER_BDR_REG2 (OCh)

Counter batch data rate register 2 (r/w)

Table 35. COUNTER_BDR_REG2 register

| $\begin{gathered} \text { CNT_BDR_ } \\ \text { TH_7 } \end{gathered}$ | $\begin{gathered} \text { CNT_BDR_ } \\ \text { TH_6 } \end{gathered}$ | $\begin{gathered} \text { CNT_BDR_ } \\ \text { TH_5 } \end{gathered}$ | $\begin{gathered} \text { CNT_BDR_ } \\ \text { TH_4 } \end{gathered}$ | $\begin{gathered} \text { CNT_BDR_ } \\ \text { TH_3 } \end{gathered}$ | $\begin{gathered} \text { CNT_BDR_ } \\ \text { TH_2 } \end{gathered}$ | $\begin{gathered} \text { CNT_BDR_ } \\ \text { TH_1 } \end{gathered}$ | $\begin{gathered} \text { CNT_BDR_ } \\ \text { TH_0 } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 36. COUNTER_BDR_REG2 register description

```
In conjunction with CNT_BDR_TH_[10:8] in COUNTER BDR REG1 (0Bh), sets the threshold for the CNT_BDR_TH_[7:0] internal counter of batching events. When this counter reaches the threshold, the counter is reset and the COUNTER_BDR_IA flag in FIFO_STATUS2 (3Bh) is set to ' 1 '.
```


### 9.9 INT1_CTRL (ODh)

INT1 pin control register (r/w)
Each bit in this register enables a signal to be carried out on INT1 when the MIPI I3C ${ }^{\text {SM }}$ dynamic address is not assigned ( $I^{2} \mathrm{C}$ or SPI is used). Some bits can be also used to trigger an IBI (In-Band Interrupt) when the MIPI $I 3 C^{S M}$ interface is used. The output of the pin will be the OR combination of the signals selected here and in MD1_CFG (5Eh).

Table 37. INT1_CTRL register

| DEN_DRDY | INT1_- | INT1_- | INT1_- | INT1_ | INT1_ | INT1__ | INT1_-_ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clag | CNT_BDR | FIFO_FULL | FIFO_OVR | FIFO_TH | BOOT | DRDY_G | DRDY_XL |

Table 38. INT1_CTRL register description

| DEN_DRDY_flag | Sends DEN_DRDY (DEN stamped on Sensor Data flag) to INT1 pin |
| :--- | :--- |
| INT1_CNT_BDR | Enables COUNTER_BDR_IA interrupt on INT1 |
| INT1_FIFO_FULL | Enables FIFO full flag interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI I3CSM <br> interface is used. |
| INT1_FIFO_OVR | Enables FIFO overrun interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI I3CSM <br> interface is used. |
| INT1_FIFO_TH | Enables FIFO threshold interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI I3CSM <br> interface is used. |
| INT1_BOOT | Enables boot status on INT1 pin |
| INT1_DRDY_G | Enables gyroscope data-ready interrupt on INT1 pin. It can be also used to trigger an IBI when the MIPI <br> I3CSM interface is used. |
| INT1_DRDY_XL | Enables accelerometer data-ready interrupt on INT1 pin. It can be also used to trigger an IBI when the <br> MIPI I3C ${ }^{\text {SM }}$ interface is used. |

### 9.10 INT2_CTRL (OEh)

INT2 pin control register (r/w)
Each bit in this register enables a signal to be carried out on INT2 when the MIPI I3C ${ }^{\text {SM }}$ dynamic address in not assigned ( $I^{2} \mathrm{C}$ or SPI is used). Some bits can be also used to trigger an IBI when the MIPI I3C ${ }^{S M}$ interface is used. The output of the pin will be the OR combination of the signals selected here and in MD2_CFG (5Fh).

Table 39. INT2_CTRL register

| 0 | INT2_- | INT2_-_ | INT2_-_ | INT2_-_ | INT2_- | INT2_- | INT2_- |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CNT_BDR | FIFO_FULL | FIFO_OVR | FIFO_TH | DRDY_TEMP | DRDY_G | DRDY_XL |

Table 40. INT2_CTRL register description

| INT2_CNT_BDR | Enables COUNTER_BDR_IA interrupt on INT2 |
| :--- | :--- |
| INT2_FIFO_FULL | Enables FIFO full flag interrupt on INT2 pin |
| INT2_FIFO_OVR | Enables FIFO overrun interrupt on INT2 pin |
| INT_FIFO_TH | Enables FIFO threshold interrupt on INT2 pin |
| INT2_DRDY_TEMP | Enables temperature sensor data-ready interrupt on INT2 pin. It <br> can be also used to trigger an IBI when the MIPI I3CSM interface is used and INT2_ON_INT1 = '1' in <br> CTRL4_C (13h). |
| INT2_DRDY_G | Gyroscope data-ready interrupt on INT2 pin |
| INT2_DRDY_XL | Accelerometer data-ready interrupt on INT2 pin |

### 9.11 WHO_AM_I (OFh)

WHO_AM_I register (r). This is a read-only register. Its value is fixed at 6Ch.

Table 41. WhoAml register

| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LSM6DSO

CTRL1_XL (10h)
Accelerometer control register 1 (r/w)

Table 42. CTRL1_XL register

| ODR_XL3 | ODR_XL2 | ODR_XL1 | ODR_XL0 | FS1_XL | FSO_XL | LPF2_XL_EN | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 43. CTRL1_XL register description

| ODR_XL[3:0] | Accelerometer ODR selection (see Table 44) |
| :--- | :--- |
| FS[1:0]_XL | Accelerometer full-scale selection (see Table 45) |
| LPF2_XL_EN | Accelerometer high-resolution selection <br> (0: output from first stage digital filtering selected (default); <br> 1: output from LPF2 second filtering stage selected) |

Table 44. Accelerometer ODR register setting

| ODR_XL3 | ODR_XL2 | ODR_XL1 | ODR_XL0 | ODR selection [Hz] when <br> XL_HM_MODE =1 in CTRL6_C <br> $(15 h)$ | ODR selection [Hz] when <br> XL_HM_MODE = 0 in CTRL6_C <br> $(15 \mathrm{~h})$ |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | 0 | Power-down | Power-down |
| 1 | 0 | 1 | 1 | 1.6 Hz (low power only) | 12.5 Hz (high performance) |
| 0 | 0 | 0 | 1 | 12.5 Hz (low power) | 12.5 Hz (high performance) |
| 0 | 0 | 1 | 0 | 26 Hz (low power) | 26 Hz (high performance) |
| 0 | 0 | 1 | 1 | 52 Hz (low power) | 52 Hz (high performance) |
| 0 | 1 | 0 | 0 | 104 Hz (normal mode) | 104 Hz (high performance) |
| 0 | 1 | 0 | 1 | 208 Hz (normal mode) | 208 Hz (high performance) |
| 0 | 1 | 1 | 0 | 416 Hz (high performance) | 416 Hz (high performance) |
| 0 | 1 | 1 | 1 | 833 Hz (high performance) | 833 Hz (high performance) |
| 1 | 0 | 0 | 0 | 1.66 kHz (high performance) | 1.66 kHz (high performance) |
| 1 | 0 | 0 | 1 | 3.33 kHz (high performance) | 3.33 kHz (high performance) |
| 1 | 0 | 1 | 0 | 6.66 kHz (high performance) | 6.66 kHz (high performance) |
| 1 | 1 | x | x | Not allowed | Not allowed |
|  |  |  |  |  |  |

Table 45. Accelerometer full-scale selection

| FS[1:0]_XL | XL_FS_MODE = '0' in CTRL8_XL (17h) | XL_FS_MODE = '1' in CTRL8_XL (17h) |
| :---: | :---: | :---: |
| 00 (default) | $2 g$ | $2 g$ |
| 01 | $16 g$ | $2 g$ |
| 10 | $4 g$ | $4 g$ |
| 11 | $8 g$ | $8 g$ |

### 9.13 CTRL2_G (11h) <br> Gyroscope control register 2 (r/w)

Table 46. CTRL2_G register

| ODR_G3 | ODR_G2 | ODR_G1 | ODR_G0 | FS1_G | FSO_G | FS_125 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 47. CTRL2_G register description

| ODR_G[3:0] | Gyroscope output data rate selection. Default value: 0000 <br> (Refer to Table 48) |
| :---: | :---: |
| FS[1:0]_G | Gyroscope UI chain full-scale selection <br> (00: 250 dps ; <br> 01: 500 dps; <br> 10: 1000 dps ; <br> 11: 2000 dps ) |
| FS_125 | Selects gyro UI chain full-scale 125 dps (0: FS selected through bits FS[1:0]_G; <br> 1: FS set to 125 dps ) |

Table 48. Gyroscope ODR configuration setting

| ODR_G3 | ODR_G2 | ODR_G1 | ODR_G0 | ODR [Hz] when G_HM_MODE $=1$ <br> in CTRL7_G (16h) | ODR [Hz] when G_HM_MODE = 0 <br> in CTRL7_G (16h) |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | 0 | Power down | Power down |
| 0 | 0 | 0 | 1 | 12.5 Hz (low power) | 12.5 Hz (high performance) |
| 0 | 0 | 1 | 0 | 26 Hz (low power) | 26 Hz (high performance) |
| 0 | 0 | 1 | 1 | 52 Hz (low power) | 52 Hz (high performance) |
| 0 | 1 | 0 | 0 | 104 Hz (normal mode) | 104 Hz (high performance) |
| 0 | 1 | 0 | 1 | 208 Hz (normal mode) | 208 Hz (high performance) |
| 0 | 1 | 1 | 0 | 416 Hz (high performance) | 416 Hz (high performance) |
| 0 | 1 | 1 | 1 | 833 Hz (high performance) | 833 Hz (high performance) |
| 1 | 0 | 0 | 0 | 1.66 kHz (high performance) | 1.66 kHz (high performance) |
| 1 | 0 | 0 | 1 | 3.33 kHz (high performance | 3.33 kHz (high performance) |
| 1 | 0 | 1 | 0 | 6.66 kHz (high performance | 6.66 kHz (high performance) |
| 1 | 0 | 1 | 1 | Not available | Not available |

### 9.14 CTRL3_C (12h) <br> Control register 3 (r/w)

Table 49. CTRL3_C register

| BOOT | BDU | H_LACTIVE | PP_OD | SIM | IF_INC | 0 | SW_RESET |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 50. CTRL3_C register description

| BOOT | Reboots memory content. Default value: 0 <br> (0: normal mode; 1: reboot memory content) <br> This bit is automatically cleared. |
| :--- | :--- |
| BDU | Block Data Update. Default value: 0 <br> (0: continuous update; <br> 1: output registers are not updated until MSB and LSB have been read) |
| H_LACTIVE | Interrupt activation level. Default value: 0 <br> (0: interrupt output pins active high; 1: interrupt output pins active low) |
| PP_OD | Push-pull/open-drain selection on INT1 and INT2 pins. Default value: 0 <br> (0: push-pull mode; 1: open-drain mode) |
| SIM | SPI Serial Interface Mode selection. Default value: 0 <br> (0: 4-wire interface; 1: 3-wire interface) |
| IF_INC | Register address automatically incremented during a multiple byte access with a serial interface (I2C or SPI). <br> Default value: 1 <br> (0: disabled; 1: enabled) |
| SW_RESET | Software reset. Default value: 0 <br> (0: normal mode; 1: reset device) <br> This bit is automatically cleared. |

### 9.15 CTRL4_C (13h)

Control register 4 (r/w)

Table 51. CTRL4_C register

| 0 | SLEEP_G | INT2_on <br> INT1 | 0 | DRDY_MASK | I2C_disable | LPF1_ <br> SEL_G | 0 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |

Table 52. CTRL4_C register description

| SLEEP_G | Enables gyroscope Sleep mode. Default value:0 (0: disabled; 1: enabled) |
| :---: | :---: |
| INT2_on_INT1 | All interrupt signals available on INT1 pin enable. Default value: 0 (0: interrupt signals divided between INT1 and INT2 pins; <br> 1: all interrupt signals in logic or on INT1 pin) |
| DRDY_MASK | Enables data available <br> (0: disabled; <br> 1: mask DRDY on pin (both XL \& Gyro) until filter settling ends (XL and Gyro independently masked). |
| I2C_disable | Disables $I^{2} \mathrm{C}$ interface. Default value: 0 <br> (0: SPI, $I^{2} \mathrm{C}$ and MIPI I3C ${ }^{S M}$ interfaces enabled (default); $1: I^{2} \mathrm{C}$ interface disabled) |
| LPF1_SEL_G | Enables gyroscope digital LPF1 if auxiliary SPI is disabled; the bandwidth can be selected through FTYPE[2:0] in CTRL6_C (15h). <br> (0: disabled; 1: enabled) |

### 9.16 <br> CTRL5_C (14h) <br> Control register 5 (r/w)

Table 53. CTRL5_C register

| XL_ULP_EN | ROUNDING1 | ROUNDING0 | 0 | ST1_G | ST0_G | ST1_XL | ST0_XL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 54. CTRL5_C register description

| XL_ULP_EN | Accelerometer ultra-low-power mode enable. Default value: $0^{(1)}$ <br> (0: Ultra-low-power mode disabled; 1: Ultra-low-power mode enabled) |
| :--- | :--- |
| ROUNDING[1:0] | Circular burst-mode (rounding) read from the output registers. Default value: 00 <br> (00: no rounding; <br> $01:$ accelerometer only; <br> $10:$ gyroscope only; <br> $11:$ gyroscope + accelerometer) |
| ST[1:0]_G | Angular rate sensor self-test enable. Default value: 00 <br> (00: Self-test disabled; Other: refer to Table 55) |
| ST[1:0]_XL | Linear acceleration sensor self-test enable. Default value: 00 <br> (00: Self-test disabled; Other: refer to Table 56) |

1. Further details about the accelerometer ultra-low-power mode are provided in Section 6.2.1 Accelerometer ultra-low-power mode.

Table 55. Angular rate sensor self-test mode selection

| ST1_G | ST0_G | Self-test mode |
| :---: | :---: | :--- |
| 0 | 0 | Normal mode |
| 0 | 1 | Positive sign self-test |
| 1 | 0 | Not allowed |
| 1 | 1 | Negative sign self-test |

Table 56. Linear acceleration sensor self-test mode selection

| ST1_XL | ST0_XL | Self-test mode |
| :---: | :---: | :--- |
| 0 | 0 | Normal mode |
| 0 | 1 | Positive sign self-test |
| 1 | 0 | Negative sign self-test |
| 1 | 1 | Not allowed |

LSM6DSO
CTRL6_C (15h)

### 9.17 CTRL6_C (15h) <br> Control register 6 (r/w)

Table 57. CTRL6_C register

| TRIG_EN | LVL1_EN | LVL2_EN | XL_HM <br> _MODE | USR <br> OFF_W | FTYPE_2 | FTYPE_1 | FTYPE_0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 58. CTRL6_C register description

| TRIG_EN | DEN data edge-sensitive trigger enable. Refer to Table 59. |
| :--- | :--- |
| LVL1_EN | DEN data level-sensitive trigger enable. Refer to Table 59. |
| LVL2_EN | DEN level-sensitive latched enable. Refer toTable 59. |
| XL_HM_MODE | High-performance operating mode disable for accelerometer. Default value: 0 <br> (0: high-performance operating mode enabled; <br> 1: high-performance operating mode disabled) |
| USR_OFF_W | Weight of XL user offset bits of registers $X \_O F S \_U S R ~(73 h), ~ Y \_O F S \_U S R ~(74 h), ~ Z \_O F S \_U S R ~(75 h) ~$ <br> $(0: 10$ <br> g/LSB; <br> $\left.1: 2^{-6} g / L S B\right)$ |
| FTYPE[2:0] | Gyroscope's low-pass filter (LPF1) bandwidth selection <br> Table 59 shows the selectable bandwidth values (available if auxiliary SPI is disabled). |

Table 59. Trigger mode selection

| TRIG_EN, LVL1_EN, LVL2_EN | Trigger mode |
| :---: | :--- |
| 100 | Edge-sensitive trigger mode is selected |
| 010 | Level-sensitive trigger mode is selected |
| 011 | Level-sensitive latched mode is selected |
| 110 | Level-sensitive FIFO enable mode is selected |

Table 60. Gyroscope LPF1 bandwidth selection

| FTYPE <br> [2:0] | $\mathbf{1 2 . 5 ~ H z}$ | $\mathbf{2 6 ~ H z}$ | $\mathbf{5 2 ~ H z}$ | $\mathbf{1 0 4 ~ H z}$ | $\mathbf{2 0 8 ~ H z}$ | $\mathbf{4 1 6 ~ H z}$ | $\mathbf{8 3 3 ~ H z}$ | $\mathbf{1 . 6 7} \mathbf{~ k H z}$ | $\mathbf{3 . 3 3} \mathbf{~ k H z}$ | $\mathbf{6 . 6 7} \mathbf{~ k H z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 4.2 | 8.3 | 16.6 | 33.0 | 67.0 | 136.6 | 239.2 | 304.2 | 328.5 | 335.5 |
| 001 | 4.2 | 8.3 | 16.6 | 33.0 | 67.0 | 130.5 | 192.4 | 220.7 | 229.6 | 232.0 |
| 010 | 4.2 | 8.3 | 16.6 | 33.0 | 67.0 | 120.3 | 154.2 | 166.6 | 170.1 | 171.1 |
| 011 | 4.2 | 8.3 | 16.6 | 33.0 | 67.0 | 137.1 | 281.8 | 453.2 | 559.2 | 609.0 |
| 100 | 4.2 | 8.3 | 16.7 | 33.0 | 62.4 | 86.7 | 96.6 | 99.6 | NA | NA |
| 101 | 4.2 | 8.3 | 16.8 | 31.0 | 43.2 | 48.0 | 49.4 | 49.8 | NA | NA |
| 110 | 4.1 | 7.8 | 13.4 | 19.0 | 23.1 | 24.6 | 25.0 | 25.1 | NA | NA |
| 111 | 3.9 | 6.7 | 9.7 | 11.5 | 12.2 | 12.4 | 12.5 | 12.5 | NA | NA |

### 9.18 <br> CTRL7_G (16h) <br> Control register 7 (r/w)

Table 61. CTRL7_G register

| G_HM_- <br> MODE | HP_EN_G | HPM1_G | HPMO_G | $0^{(1)}$ | OIS_ON_EN | USR_OFF <br> _ON_OUT | OIS_ON |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 62. CTRL7_G register description

| G_HM_MODE | Disables high-performance operating mode for gyroscope. Default value: 0 (0: high-performance operating mode enabled; <br> 1: high-performance operating mode disabled) |
| :---: | :---: |
| HP_EN_G | Enables gyroscope digital high-pass filter. The filter is enabled only if the gyro is in HP mode. Default value: 0 <br> (0: HPF disabled; 1: HPF enabled) |
| HPM_G[1:0] | Gyroscope digital HP filter cutoff selection. Default: 00 $\begin{aligned} & \text { (00: } 16 \mathrm{mHz} \text {; } \\ & \text { 01: } 65 \mathrm{mHz} ; \\ & \text { 10: } 260 \mathrm{mHz} ; \\ & \text { 11: } 1.04 \mathrm{~Hz} \text { ) } \end{aligned}$ |
| OIS_ON_EN ${ }^{(1)}$ | Selects how to enable and disable the OIS chain, after first configuration and enabling through SPI2. ( 0 : OIS chain is enabled/disabled with SPI2 interface; <br> 1: OIS chain is enabled/disabled with primary interface) |
| USR_OFF_ON_ OUT | Enables accelerometer user offset correction block; it's valid for the low-pass path - see Figure 17. Accelerometer composite filter. Default value: 0 <br> ( $0:$ accelerometer user offset correction block bypassed; <br> 1: accelerometer user offset correction block enabled) |
| OIS_ON ${ }^{(1)}$ | Enables/disables the OIS chain from primary interface when the OIS_ON_EN bit is ' 1 '. (0: OIS disabled; 1: OIS enabled) |

1. First, enabling OIS and OIS configurations must be done through SPI2, with OIS_ON_EN and OIS_ON set to 'O'.

LSM6DSO
CTRL8_XL (17h)

### 9.19 <br> CTRL8_XL (17h) <br> Control register 8 (r/w)

Table 63. CTRL8_XL register

| HPCF_XL_2 | HPCF_XL_1 | HPCF_XL_0 | HP_REF_ <br> MODE_XL | FASTSETTL_ <br> MODE_XL | HP_SLOPE_ <br> XL_EN | XL_FS_- <br> MODE | LOW_PASS_ <br> ON_6D |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 64. CTRL8_XL register description

| HPCF_XL_[2:0] | Accelerometer LPF2 and HP filter configuration and cutoff setting. Refer to Table 65. |
| :---: | :---: |
| HP_REF MODE_XL | Enables accelerometer high-pass filter reference mode (valid for high-pass path - HP_SLOPE_XL_EN bit must be ' 1 '). Default value: $0^{(1)}$ <br> (0: disabled, 1: enabled) |
| FASTSETTL _MODE_XL | Enables accelerometer LPF2 and HPF fast-settling mode. The filter sets the second samples after writing this bit. Active only during device exit from power- down mode. Default value: 0 (0: disabled, 1: enabled) |
| $\begin{aligned} & \text { HP_SLOPE_ } \\ & \text { XL_EN } \end{aligned}$ | Accelerometer slope filter / high-pass filter selection. Refer to Figure 24. Accelerometer block diagram. |
| XL_FS_MODE | Accelerometer full-scale management between UI chain and OIS chain <br> ( 0 : Old full-scale mode. When XL UI is on, the full scale is the same between UI/OIS and is chosen by the UI CTRL registers; when XL UI is in PD, the OIS can choose the FS. <br> 1: New full-scale mode. Full scales are independent between the UI/OIS chain but both bound to 8 g .) |
| $\begin{aligned} & \text { LOW_PASS } \\ & \text { _ON_6D } \end{aligned}$ | LPF2 on 6D function selection. Refer to Figure 24. Default value: 0 (0: ODR/2 low-pass filtered data sent to 6D interrupt function; <br> 1: LPF2 output data sent to 6D interrupt function) |

1. When enabled, the first output data have to be discarded.

Table 65. Accelerometer bandwidth configurations

| Filter type | $\begin{gathered} \text { HP_SLOPE_- } \\ \text { XL_EN } \end{gathered}$ | LPF2_XL_EN | HPCF_XL_[2:0] | Bandwidth |
| :---: | :---: | :---: | :---: | :---: |
| Low pass | 0 | 0 | - | ODR/2 |
|  |  | 1 | 000 | ODR/4 |
|  |  |  | 001 | ODR/10 |
|  |  |  | 010 | ODR/20 |
|  |  |  | 011 | ODR/45 |
|  |  |  | 100 | ODR/100 |
|  |  |  | 101 | ODR/200 |
|  |  |  | 110 | ODR/400 |
|  |  |  | 111 | ODR/800 |


| Filter type | HP_SLOPE_ <br> XL_EN | LPF2_XL_EN | HPCF_XL_[2:0] | Bandwidth |
| :---: | :---: | :---: | :---: | :---: |
| High pass |  |  |  | 000 |

Figure 24. Accelerometer block diagram


Control register 9 (r/w)

Table 66. CTRL9_XL register

| DEN_X | DEN_Y | DEN_Z | DEN_XL_G | DEN_XL_EN | DEN_LH | I3C_disable | $0^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 67. CTRL9_XL register description

| DEN_X | DEN value stored in LSB of X-axis. Default value: 1 <br> (0: DEN not stored in X-axis LSB; 1: DEN stored in X-axis LSB) |
| :--- | :--- |
| DEN_Y | DEN value stored in LSB of Y-axis. Default value: 1 <br> (0: DEN not stored in Y-axis LSB; 1: DEN stored in Y-axis LSB) |
| DEN_Z | DEN value stored in LSB of Z-axis. Default value: 1 <br> (0: DEN not stored in Z-axis LSB; 1: DEN stored in Z-axis LSB) |
| DEN_XL_G | DEN stamping sensor selection. Default value: 0 <br> (0: DEN pin info stamped in the gyroscope axis selected by bits [7:5]; <br> $1:$ DEN pin info stamped in the accelerometer axis selected by bits [7:5]) |
| DEN_XL_EN | Extends DEN functionality to accelerometer sensor. Default value: 0 <br> (0: disabled; 1: enabled) |
| DEN_LH | DEN active level configuration. Default value: 0 <br> (0: active low; 1: active high) |
| I3C_disable | Disables MIPI I3CSM communication protocol ${ }^{(1)}$ <br> (0: SPI, IC, MIPI I3CSM interfaces enabled (default); <br> $1:$ MIPI I3CSM interface disabled) |

1. It is recommended to set this bit to ' 1 ' during the initial device configuration phase, when the I3C interface is not used.
9.21

CTRL10_C (19h)
Control register 10 (r/w)

Table 68. CTRL10_C register

| 0 | 0 | TIMESTAMP <br> ENN | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 69. CTRL10_C register description

|  | Enables timestamp counter. default value: 0 <br> TIMESTAMP_EN <br> (0: disabled; 1: enabled) <br> The counter is readable in TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and <br> TIMESTAMP3 (43h). |
| :--- | :--- |

9.22

ALL_INT_SRC (1Ah)
Source register for all interrupts (r)

Table 70. ALL_INT_SRC register

| TIMESTAMP |  |  |  |  |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| ENDDCOUNT | 0 | SLEEP_-_IA <br> CHANGE_A | D6D_IA | DOUBLE_ <br> TAP | SINGLE_- <br> TAP | WU_IA | FF_IA |

Table 71. ALL_INT_SRC register description

| TIMESTAMP_ENDCOUNT | Alerts timestamp overflow within 6.4 ms |
| :--- | :--- |
| SLEEP_CHANGE_IA | Detects change event in activity/inactivity status. Default value: 0 <br> (0: change status not detected; 1: change status detected) |
| D6D_IA | Interrupt active for change in position of portrait, landscape, face-up, face-down. Default value: 0 <br> (0: change in position not detected; 1: change in position detected) |
| DOUBLE_TAP | Double-tap event status. Default value: 0 <br> (0:event not detected, 1: event detected) |
| SINGLE_TAP | Single-tap event status. Default value:0 <br> (0: event not detected, 1: event detected) |
| WU_IA | Wake-up event status. Default value: 0 <br> (0: event not detected, 1: event detected) |
| FF_IA | Free-fall event status. Default value: 0 <br> (0: event not detected, 1: event detected) |

### 9.23 WAKE_UP_SRC (1Bh)

Wake-up interrupt source register (r)

Table 72. WAKE_UP_SRC register

| 0 | SLEEP_- <br> CHANGE_IA | FF_IA | SLEEP_ <br> STATE | WU_IA | X_WU | Y_WU | $Z_{-} W U$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 73. WAKE_UP_SRC register description

| SLEEP_CHANGE_IA | Detects change event in activity/inactivity status. Default value: 0 <br> (0: change status not detected; 1: change status detected) |
| :--- | :--- |
| FF_IA | Free-fall event detection status. Default value: 0 <br> (0: free-fall event not detected; 1: free-fall event detected) |
| SLEEP_STATE | Sleep status bit. Default value: 0 <br> (0: Activity status; 1: Inactivity status) |
| WU_IA | Wakeup event detection status. Default value: 0 <br> (0: wakeup event not detected; 1: wakeup event detected.) |
| X_WU | Wakeup event detection status on X-axis. Default value: 0 <br> (0: wakeup event on X-axis not detected; 1: wakeup event on X-axis detected) |
| Y_WU | Wakeup event detection status on Y-axis. Default value: 0 <br> (0: wakeup event on Y-axis not detected; 1: wakeup event on Y-axis detected) |
| Z_WU | Wakeup event detection status on Z-axis. Default value: 0 <br> (0: wakeup event on Z-axis not detected; 1: wakeup event on Z-axis detected) |

### 9.24 TAP_SRC (1Ch)

Tap source register (r)

Table 74. TAP_SRC register

| 0 | TAP_IA | SINGLE_ <br> TAP | DOUBLE_ <br> TAP | TAP_SIGN | X_TAP | Y_TAP | Z_TAP |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 75. TAP_SRC register description

| TAP_IA | Tap event detection status. Default: 0 <br> (0: tap event not detected; 1: tap event detected) |
| :--- | :--- |
| SINGLE_TAP | Single-tap event status. Default value: 0 <br> (0: single tap event not detected; 1: single tap event detected) |
| DOUBLE_TAP | Double-tap event detection status. Default value: 0 <br> (0: double-tap event not detected; 1: double-tap event detected.) |
| TAP_SIGN | Sign of acceleration detected by tap event. Default: 0 <br> (0: positive sign of acceleration detected by tap event; <br> $1:$ negative sign of acceleration detected by tap event) |
| X_TAP | Tap event detection status on X-axis. Default value: 0 <br> (0: tap event on X-axis not detected; 1: tap event on X-axis detected) |
| Y_TAP | Tap event detection status on Y-axis. Default value: 0 <br> (0: tap event on Y-axis not detected; 1: tap event on Y-axis detected) |
| Z_TAP | Tap event detection status on Z-axis. Default value: 0 <br> (0: tap event on Z-axis not detected; 1: tap event on Z-axis detected) |

### 9.25 D6D_SRC (1Dh) <br> Portrait, landscape, face-up and face-down source register (r)

Table 76. D6D_SRC register

| DEN_DRDY | D6D_IA | ZH | ZL | YH | YL | XH | XL |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 77. D6D_SRC register description

| DEN_DRDY | DEN data-ready signal. It is set high when data output is related to the data coming from a DEN active <br> condition. ${ }^{(1)}$ |
| :--- | :--- |
| D6D_IA | Interrupt active for change position portrait, landscape, face-up, face-down. Default value: 0 <br> (0: change position not detected; 1: change position detected) |
| ZH | Z-axis high event (over threshold). Default value: 0 <br> (0: event not detected; 1: event (over threshold) detected) |
| ZL | Z-axis low event (under threshold). Default value: 0 <br> (0: event not detected; 1: event (under threshold) detected) |
| YH | Y-axis high event (over threshold). Default value: 0 <br> (0: event not detected; 1: event (over-threshold) detected) |
| YL | Y-axis low event (under threshold). Default value: 0 <br> (0: event not detected; 1: event (under threshold) detected) |
| XH | X-axis high event (over threshold). Default value: 0 <br> (0: event not detected; 1: event (over threshold) detected) |
| XL | X-axis low event (under threshold). Default value: 0 <br> (0: event not detected; 1: event (under threshold) detected) |

1. The DEN data-ready signal can be latched or pulsed depending on the value of the dataready_pulsed bit of the COUNTER_BDR_REG1 (OBh) register.

STATUS_REG (1Eh) / STATUS_SPIAux (1Eh)
The STATUS_REG register is read by the primary interface SPI/I ${ }^{2} \mathrm{C}$ \& MIPI I3C ${ }^{S M}$ (r).

Table 78. STATUS_REG register

| 0 | 0 | 0 | 0 | 0 | TDA | GDA | XLDA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 79. STATUS_REG register description

| TDA | Temperature new data available. Default: 0 <br> (0: no set of data is available at temperature sensor output; <br> 1: a new set of data is available at temperature sensor output) |
| :--- | :--- |
| GDA | Gyroscope new data available. Default value: 0 <br> (0: no set of data available at gyroscope output; <br> 1: a new set of data is available at gyroscope output) |
| XLDA | Accelerometer new data available. Default value: 0 <br> (0: no set of data available at accelerometer output; <br> 1: a new set of data is available at accelerometer output) |

The STATUS_SPIAux register is read by the auxiliary SPI.

Table 80. STATUS_SPIAux register

| 0 | 0 | 0 | 0 | 0 | GYRO <br> SETTLING | GDA | XLDA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 81. STATUS_SPIAux description

| GYRO <br> SETTLING | High when the gyroscope output is in the settling phase |
| :--- | :--- |
| GDA | Gyroscope data available (reset when one of the high parts of the output data is read) |
| XLDA | Accelerometer data available (reset when one of the high parts of the output data is read) |

9.27

## OUT_TEMP_L (20h), OUT_TEMP_H (21h)

Temperature data output register (r). L and H registers together express a 16 -bit word in two's complement.

Table 82. OUT_TEMP_L register

| Temp7 | Temp6 | Temp5 | Temp4 | Temp3 | Temp2 | Temp1 | Temp0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 83. OUT_TEMP_H register

| Temp15 | Temp14 | Temp13 | Temp12 | Temp11 | Temp10 | Temp9 | Temp8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 84. OUT_TEMP register description

| Temp[15:0] | Temperature sensor output data <br> The value is expressed as two's complement sign extended on the MSB. |
| :--- | :--- |

9.28 OUTX_L_G (22h) and OUTX_H_G (23h)

Angular rate sensor pitch axis ( X ) angular rate output register (r). The value is expressed as a 16-bit word in two's complement.
If this register is read by the primary interface, data are according to the full scale and ODR settings (CTRL2_G (11h)) of gyro user interface.
If this register is read by the auxiliary interface, data are according to the full scale and ODR ( 6.66 kHz ) settings of the OIS gyro.

Table 85. OUTX_L_G register

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 86. OUTX_H_G register

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 87. OUTX_H_G register description

| $D[15: 0]$ | Pitch axis $(X)$ angular rate value <br> $D[15: 0]$ expressed in two's complement and its value depends on the interface used: <br> SPI1/I2 /MIPI I3C ${ }^{S M}$ : Gyro UI chain pitch axis output <br> SPI2: Gyro OIS chain pitch axis output |
| :--- | :--- |

### 9.29 OUTY_L_G (24h) and OUTY_H_G (25h)

Angular rate sensor roll axis $(\mathrm{Y})$ angular rate output register ( r ). The value is expressed as a 16-bit word in two's complement.
If this register is read by the primary interface, data are according to the full scale and ODR settings (CTRL2_G (11h)) of the gyro user interface.
If this register is read by the auxiliary interface, data are according to the full scale and ODR ( 6.66 kHz ) settings of the OIS gyro.

Table 88. OUTY_L_G register

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 89. OUTY_H_G register

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 90. OUTY_H_G register description

|  | Roll axis (Y) angular rate value <br> $D[15: 0]$ |
| :--- | :--- |
| D[15:0] expressed in two's complement and its value depends on the interface used: <br> SPI1/I2 C/MIPI I3CSM: Gyro UI chain roll axis output <br> SPI2: Gyro OIS chain roll axis output |  |

## OUTZ_L_G (26h) and OUTZ_H_G (27h)

Angular rate sensor yaw axis $(Z)$ angular rate output register (r). The value is expressed as a 16-bit word in two's complement.
If this register is read by the primary interface, data are according to the full scale and ODR settings (CTRL2_G (11h)) of the gyro user interface.
If this register is read by the auxiliary interface, data are according to the full scale and ODR ( 6.66 kHz ) settings of the OIS gyro.

Table 91. OUTZ_L_G register

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 92. OUTZ_H_G register

| D 15 | D 14 | D 13 | D 12 | D 11 | D 10 | D 9 | D 8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 93. OUTZ_H_G register description

| $D[15: 0]$ | Yaw axis $(Z)$ angular rate value <br> D[15:0] expressed in two's complement and its value depends on the interface used: <br> SPI1/2$C / M I P I ~ I 3 C ~$ SM: Gyro UI chain yaw axis output |
| :--- | :--- |
| SPI2: Gyro OIS chain yaw axis output |  |

### 9.31 OUTX_L_A (28h) and OUTX_H_A (29h)

Linear acceleration sensor X -axis output register ( r . The value is expressed as a 16 -bit word in two's complement.
If this register is read by the primary interface, data are according to the full-scale and ODR settings (CTRL1_XL (10h)) of the accelerometer user interface.
If this register is read by the auxiliary interface, data are according to the full-scale and ODR ( 6.66 kHz ) settings of the OIS (CTRL3_OIS (72h)).

Table 94. OUTX_L_A register

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 95. OUTX_H_A register

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 96. OUTX_H_A register description

| $D[15: 0]$ | X-axis linear acceleration value. <br> D[15:0] expressed in two's complement and its value depends on the interface used: <br> SPI1/I2C/MIPI I3C |
| :--- | :--- |
|  | SM: Accelerometer UI chain X-axis output |

OUTY_L_A (2Ah) and OUTY_H_A (2Bh)
Linear acceleration sensor $Y$-axis output register ( $r$ ). The value is expressed as a 16-bit word in two's complement.
If this register is read by the primary interface, data are according to the full-scale and ODR settings (CTRL1_XL (10h)) of the accelerometer user interface.
If this register is read by the auxiliary interface, data are according to the full-scale and ODR ( 6.66 kHz ) settings of the OIS (CTRL3_OIS (72h)).

Table 97. OUTY_L_A register

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 98. OUTY_H_A register

| D15 | D14 | D13 | D 12 | D 11 | D 10 | D 9 | D8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 99. OUTY_H_A register description

| $D[15: 0]$ | Y-axis linear acceleration value <br>  <br>  <br>  <br> SPI15:0] expressed in two's complement and its value depends on the interface used: <br> SPI2: Accelerometer OIS chain Y-axis output |
| :--- | :--- |

### 9.33 OUTZ_L_A (2Ch) and OUTZ_H_A (2Dh)

Linear acceleration sensor Z-axis output register (r). The value is expressed as a 16-bit word in two's complement.
If this register is read by the primary interface, data are according to the full-scale and ODR settings (CTRL1_XL (10h)) of the accelerometer user interface.
If this register is read by the auxiliary interface, data are according to the full-scale and ODR ( 6.66 kHz ) settings of the OIS (CTRL3_OIS (72h)).

Table 100. OUTZ_L_A register

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 101. OUTZ_H_A register

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 102. OUTZ_H_A register description

| $D[15: 0]$ | Z-axis linear acceleration value <br> D[15:0] expressed in two's complement and its value depends on the interface used: <br> SPI1/I2C/MIPI I3C |
| :--- | :--- |
|  | SM: Accelerometer UI chain Z-axis output |

9.34

EMB_FUNC_STATUS_MAINPAGE (35h)
Embedded function status register (r)

Table 103. EMB_FUNC_STATUS_MAINPAGE register

| IS_FSM_LC | 0 | IS_SIGMOT | IS_TILT | IS_STEP_DET | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 104. EMB_FUNC_STATUS_MAINPAGE register description

| IS_FSM_LC | Interrupt status bit for FSM long counter timeout interrupt event. <br> $(1:$ interrupt detected; 0: no interrupt $)$ |
| :--- | :--- |
| IS_SIGMOT | Interrupt status bit for significant motion detection <br> $(1:$ interrupt detected; $0:$ no interrupt $)$ |
| IS_TILT | Interrupt status bit for tilt detection <br> $(1:$ interrupt detected; $0:$ no interrupt $)$ |
| IS_STEP_DET | Interrupt status bit for step detection <br> (1: interrupt detected; $0:$ no interrupt $)$ |

### 9.35 FSM_STATUS_A_MAINPAGE (36h)

Finite State Machine status register (r)

Table 105. FSM_STATUS_A_MAINPAGE register

| IS_FSM8 | IS_FSM7 | IS_FSM6 | IS_FSM5 | IS_FSM4 | IS_FSM3 | IS_FSM2 | IS_FSM1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 106. FSM_STATUS_A_MAINPAGE register description

| IS_FSM8 | Interrupt status bit for FSM8 interrupt event. <br> (1: interrupt detected; 0: no interrupt) |
| :--- | :--- |
| IS_FSM7 | Interrupt status bit for FSM7 interrupt event. <br> (1: interrupt detected; 0: no interrupt) |
| IS_FSM6 | Interrupt status bit for FSM6 interrupt event. <br> (1: interrupt detected; 0: no interrupt) |
| IS_FSM5 | Interrupt status bit for FSM5 interrupt event. <br> (1: interrupt detected; 0: no interrupt) |
| IS_FSM4 | Interrupt status bit for FSM4 interrupt event. <br> (1: interrupt detected; 0: no interrupt) |
| IS_FSM3 | Interrupt status bit for FSM3 interrupt event. <br> (1: interrupt detected; 0: no interrupt) |
| IS_FSM2 | Interrupt status bit for FSM2 interrupt event. <br> $(1:$ interrupt detected; 0: no interrupt) |
| IS_FSM1 | Interrupt status bit for FSM1 interrupt event. <br> (1: interrupt detected; 0: no interrupt) |

LSM6DSO
FSM_STATUS_B_MAINPAGE (37h)

### 9.36 <br> FSM_STATUS_B_MAINPAGE (37h)

Finite State Machine status register (r)

Table 107. FSM_STATUS_B_MAINPAGE register

| IS_FSM16 | IS_FSM15 | IS_FSM14 | IS_FSM13 | IS_FSM12 | IS_FSM11 | IS_FSM10 | IS_FSM9 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 108. FSM_STATUS_B_MAINPAGE register description

| IS_FSM16 | Interrupt status bit for FSM16 interrupt event. <br> $(1:$ interrupt detected; 0: no interrupt $)$ |
| :--- | :--- |
| IS_FSM15 | Interrupt status bit for FSM15 interrupt event. <br> (1: interrupt detected; 0: no interrupt) |
| IS_FSM14 | Interrupt status bit for FSM14 interrupt event. <br> (1: interrupt detected; 0: no interrupt) |
| IS_FSM13 | Interrupt status bit for FSM13 interrupt event. <br> (1: interrupt detected; 0: no interrupt) |
| IS_FSM12 | Interrupt status bit for FSM12 interrupt event. <br> (1: interrupt detected; 0: no interrupt) |
| IS_FSM11 | Interrupt status bit for FSM11 interrupt event. <br> (1: interrupt detected; 0: no interrupt) |
| IS_FSM10 | Interrupt status bit for FSM10 interrupt event. <br> $(1:$ interrupt detected; 0: no interrupt) |
| IS_FSM9 | Interrupt status bit for FSM9 interrupt event. <br> $(1:$ interrupt detected; 0: no interrupt) |

STATUS_MASTER_MAINPAGE (39h)
Sensor hub source register (r)

Table 109. STATUS_MASTER_MAINPAGE register

| WR_ONCE_ | SLAVE3_ <br> NACK | SLAVE2- <br> NACK | SLAVE1_ <br> NACK | SLAVE0_ <br> NACK | 0 | 0 | SENS_HUB_ <br> ENDOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 110. STATUS_MASTER_MAINPAGE register description

| WR_ONCE_DONE | When the bit WRITE_ONCE in MASTER_CONFIG (14h) is configured as 1 , this bit is set to 1 when the <br> write operation on slave 0 has been performed and completed. Default value: 0 |
| :--- | :--- |
| SLAVE3_NACK | This bit is set to 1 if Not acknowledge occurs on slave 3 communication. Default value: 0 |
| SLAVE2_NACK | This bit is set to 1 if Not acknowledge occurs on slave 2 communication. Default value: 0 |
| SLAVE1_NACK | This bit is set to 1 if Not acknowledge occurs on slave 1 communication. Default value: 0 |$|$| SLAVE0_NACK | This bit is set to 1 if Not acknowledge occurs on slave 0 communication. Default value: 0 |
| :--- | :--- |
| SENS_HUB_ENDOP | Sensor hub communication status. Default value: 0 <br> (0: sensor hub communication not concluded; <br> $1:$ sensor hub communication concluded) |

### 9.38 FIFO_STATUS1 (3Ah)

FIFO status register 1 (r)

Table 111. FIFO_STATUS1 register

| $\begin{aligned} & \text { DIFF___ }_{\text {FIFO_7 }} \end{aligned}$ | $\begin{aligned} & \text { DIFF_- } \\ & \text { FIFO_6 } \end{aligned}$ | $\begin{aligned} & \text { DIFF_- }_{\text {FIFO_5 }} \end{aligned}$ | $\begin{aligned} & \text { DIFF_- } \\ & \text { FIFO_4 } \end{aligned}$ | $\begin{aligned} & \text { DIFF_ } \\ & \text { FIFO_3 } \end{aligned}$ | $\begin{aligned} & \text { DIFF } \\ & \text { FIFO } \end{aligned}$ | $\begin{aligned} & \text { DIFF_ } \\ & \text { FIFO_1 } \end{aligned}$ | $\begin{aligned} & \text { DIFF_- } \\ & \text { FIFO_0 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 112. FIFO_STATUS1 register description

```
DIFF_FIFO_[7:0]
Number of unread sensor data (TAG + 6 bytes) stored in FIFO
In conjunction with DIFF_FIFO[9:8] in FIFO_STATUS2 (3Bh).
```


### 9.39 FIFO_STATUS2 (3Bh)

FIFO status register 2 (r)

Table 113. FIFO_STATUS2 register

| FIFO <br> WTM_IA | $\begin{aligned} & \text { FIFO_-_ } \\ & \text { OVR_IA } \end{aligned}$ | FIFO <br> FULL_IA | $\begin{gathered} \text { COUNTER } \\ \text { _BDR_IA } \end{gathered}$ | FIFO_OVR LATC̄HED | $0^{(1)}$ | $\begin{aligned} & \text { DIFF_- } \\ & \text { FIFO_9 } \end{aligned}$ | $\begin{aligned} & \text { DIFF_- } \\ & \text { FIFO_8 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 114. FIFO_STATUS2 register description

| FIFO <br> WTM_IA | FIFO watermark status. Default value: 0 <br> (0: FIFO filling is lower than WTM; <br> 1: FIFO filling is equal to or greater than WTM) <br> Watermark is set through bits WTM[8:0] in FIFO_CTRL2 (08h) and FIFO_CTRL1 (07h). |
| :---: | :---: |
| FIFO OVR_IA | FIFO overrun status. Default value: 0 <br> ( 0 : FIFO is not completely filled; 1: FIFO is completely filled) |
| FIFO_ <br> FULL_IA | Smart FIFO full status. Default value: 0 (0: FIFO is not full; 1: FIFO will be full at the next ODR) |
| COUNTER_ <br> BDR_IA | Counter BDR reaches the CNT_BDR_TH_[10:0] threshold set in COUNTER_BDR_REG1 (0Bh) and COUNTER_BDR_REG2 (0Ch). Default value: 0 <br> This bit is reset when these registers are read. |
| FIFO_OVR_ LATCHED | Latched FIFO overrun status. Default value: 0 This bit is reset when this register is read. |
| $\begin{aligned} & \text { DIFF_- } \\ & \text { FIFO_[9:8] } \end{aligned}$ | Number of unread sensor data (TAG +6 bytes) stored in FIFO. Default value: 00 In conjunction with DIFF_FIFO[7:0] in FIFO_STATUS1 (3Ah) |

9.40 TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and TIMESTAMP3 (43h)
Timestamp first data output register (r). The value is expressed as a 32-bit word and the bit resolution is $25 \mu \mathrm{~s}$.

Table 115. TIMESTAMP output registers

| D31 | D30 | D29 | D28 | D27 | D26 | D25 | D24 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 116. TIMESTAMP output register description

| $\mathrm{D}[31: 0]$ | Timestamp output registers: $1 \mathrm{LSB}=25 \mu \mathrm{~s}$ |
| :--- | :--- |

### 9.41 <br> TAP_CFG0 (56h)

Activity/inactivity functions, configuration of filtering, and tap recognition functions (r/w)

Table 117. TAP_CFG0 register

| 0 | INT_CLR <br> ON_READ | SLEEP_ <br> STATUS_ <br> ON_INT | SLOPE_FDS | TAP_X_EN | TAP_Y_EN | TAP_Z_EN | LIR |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |

Table 118. TAP_CFG0 register description

| INT_CLR_ON_READ | This bit allows immediately clearing the latched interrupts of an event detection upon the read of the corresponding status register. It must be set to 1 together with LIR. Default value: 0 <br> ( 0 : latched interrupt signal cleared at the end of the ODR period; <br> 1: latched interrupt signal immediately cleared) |
| :---: | :---: |
| SLEEP_STATUS_ON_INT | Activity/inactivity interrupt mode configuration. <br> If INT1_SLEEP_CHANGE or INT2_SLEEP_CHANGE bits are enabled, drives the sleep status or sleep change on the INT pins. Default value: 0 <br> (0: sleep change notification on INT pins; 1: sleep status reported on INT pins) |
| SLOPE_FDS | HPF or SLOPE filter selection on wake-up and Activity/Inactivity functions. Default value: 0 ( 0 : SLOPE filter applied; 1: HPF applied) |
| TAP_X_EN | Enable X direction in tap recognition. Default value: 0 (0: X direction disabled; 1: X direction enabled) |
| TAP_Y_EN | Enable $Y$ direction in tap recognition. Default value: 0 <br> (0: Y direction disabled; 1: Y direction enabled) |
| TAP_Z_EN | Enable $Z$ direction in tap recognition. Default value: 0 (0: $Z$ direction disabled; $1: Z$ direction enabled) |
| LIR | Latched Interrupt. Default value: 0 <br> ( 0 : interrupt request not latched; 1 : interrupt request latched) |

### 9.42 <br> TAP_CFG1 (57h)

Tap configuration register (r/w)

Table 119. TAP_CFG1 register

| $\begin{gathered} \text { TAP_} \\ \text { PRIORITY_2 } \end{gathered}$ | $\begin{gathered} \text { TAP_} \\ \text { PRIORITY_1 } \end{gathered}$ | $\begin{gathered} \text { TAP_} \\ \text { PRIORITY_0 } \end{gathered}$ | TAP_THS_X_4 | TAP_THS_X_3 | TAP_THS_X_2 | TAP_THS_X_1 | TAP_THS_X_0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 120. TAP_CFG1 register description

| TAP_PRIORITY_[2:0] | Selection of axis priority for TAP detection (see Table 121) |
| :--- | :--- |
| TAP_THS_X_[4:0] | X-axis tap recognition threshold. Default value: 0 <br> 1 LSB $=$ FS_XL $/\left(2^{5}\right)$ |

Table 121. TAP priority decoding

| TAP_PRIORITY_[2:0] | Max. priority | Mid. priority | Min. priority |
| :---: | :---: | :---: | :---: |
| 000 | X | Y | Z |
| 001 | Y | X | Z |
| 010 | X | Z | Y |
| 011 | Z | Y | X |
| 100 | X | Y | Z |
| 101 | Y | Z | X |
| 110 | Z | X | Y |
| 111 | Z | Y | X |

### 9.43 TAP_CFG2 (58h)

Enables interrupt and inactivity functions, and tap recognition functions (r/w).

Table 122. TAP_CFG2 register

| INTERRUPTS_ <br> ENABLE | INACT_EN1 | INACT_EN0 | TAP_THS_Y_4 | TAP_THS_Y_3 | TAP_THS_Y_2 | TAP_THS_Y_1 | TAP_THS_Y_0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |

Table 123. TAP_CFG2 register description

| INTERRUPTS_ ENABLE | Enable basic interrupts (6D/4D, free-fall, wake-up, tap, inactivity). Default value: 0 ( 0 : interrupt disabled; 1 : interrupt enabled) |
| :---: | :---: |
| INACT_EN[1:0] | Enable activity/inactivity (sleep) function. Default value: 00 <br> (00: stationary/motion-only interrupts generated, XL and gyro do not change; <br> 01: sets accelerometer ODR to 12.5 Hz (low-power mode), gyro does not change; <br> 10: sets accelerometer ODR to 12.5 Hz (low-power mode), gyro to sleep mode; <br> 11: sets accelerometer ODR to 12.5 Hz (low-power mode), gyro to power-down mode) |
| TAP_THS_Y_[4:0] | Y -axis tap recognition threshold. Default value: 0 $1 \text { LSB = FS_XL / ( } 2^{5} \text { ) }$ |

### 9.44 TAP_THS_6D (59h)

Portrait/landscape position and tap function threshold register (r/w).

Table 124. TAP_THS_6D register

| D4D_EN | SIXD_THS1 | SIXD_THSO | $\begin{gathered} \text { TAP_} \\ \text { THS_Z_4 } \end{gathered}$ | $\begin{gathered} \text { TAP_} \\ \text { THS_Z_3 } \end{gathered}$ | $\begin{gathered} \text { TAP_} \\ \text { THS_Z_2 } \end{gathered}$ | $\begin{gathered} \text { TAP_} \\ \text { THS_Z_1 } \end{gathered}$ | $\begin{aligned} & \text { TAP_- } \\ & \text { THS_Z_0 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 125. TAP_THS_6D register description

| D4D_EN | 4D orientation detection enable. Z-axis position detection is disabled. <br> Default value: 0 <br> (0: enabled; 1: disabled) |
| :--- | :--- |
| SIXD_THS[1:0] | Threshold for 4D/6D function. Default value: 00 <br> For details, refer to Table 126. |
| TAP_THS_Z_[4:0] | Z-axis recognition threshold. Default value: 0 <br> 1 LSB $=$ FS_XL $/\left(2^{5}\right)$ |

Table 126. Threshold for D4D/D6D function

| SIXD_THS[1:0] | Threshold value |
| :---: | :---: |
| 00 | 80 degrees |
| 01 | 70 degrees |
| 10 | 60 degrees |
| 11 | 50 degrees |

### 9.45 <br> INT_DUR2 (5Ah)

Tap recognition function setting register (r/w).

Table 127. INT_DUR2 register

| DUR3 | DUR2 | DUR1 | DUR0 | QUIET1 | QUIET0 | SHOCK1 | SHOCK0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 128. INT_DUR2 register description

| DUR[3:0] | Duration of maximum time gap for double tap recognition. Default: 0000 <br> When double tap recognition is enabled, this register expresses the maximum time between two consecutive <br> detected taps to determine a double tap event. The default value of these bits is 0000 b which corresponds to <br> $16^{*}$ ODR_XL time. If the DUR[3:0] bits are set to a different value, 1LSB corresponds to 32*ODR_XL time. |
| :--- | :--- |
| QUIET[1:0] | Expected quiet time after a tap detection. Default value: 00 <br> Quiet time is the time after the first detected tap in which there must not be any overthreshold event. The default <br> value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different <br> value, 1LSB corresponds to 4*ODR_XL time. |
|  | Maximum duration of overthreshold event. Default value: 00 |
| SHOCK[1:0] | Maximum duration is the maximum time of an overthreshold signal detection to be recognized as a tap event. <br> The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a <br> different value, 1LSB <br> corresponds to 8*ODR_XL time. |

### 9.46 WAKE_UP_THS (5Bh)

Single/double-tap selection and wake-up configuration (r/w)

Table 129. WAKE_UP_THS register

| SINGLE_- <br> DOUBLE_ <br> TAP | USR_OFF_ <br> ON_WU | WK_THS5 | WK_THS4 | WK_THS3 | WK_THS2 | WK_THS1 | WK_THS0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 130. WAKE_UP_THS register description

| SINGLE_-_TAP | Single/double-tap event enable. Default: 0 <br> DOUBLE_ $0:$ only single-tap event enabled; <br> 1: both single and double-tap events enabled) |
| :--- | :--- |
| USR_OFF_ <br> ON_WU | Drives the low-pass filtered data with user offset correction (instead of high-pass filtered data) to the wakeup <br> function. |
| WK_THS[5:0] | Threshold for wakeup: 1 LSB weight depends on WAKE_THS_W in WAKE_UP_DUR (5Ch). Default value: <br> 000000 |

### 9.47 WAKE_UP_DUR (5Ch)

Free-fall, wakeup and sleep mode functions duration setting register (r/w)

Table 131. WAKE_UP_DUR register

| FF_DUR5 | WAKE_DUR1 | WAKE_DUR0 | WAKE_THS_ | SLEEP_DUR | SLEEP_DUR | SLEEP_DUR | SLEEP_DUR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 132. WAKE_UP_DUR register description

| FF_DUR5 | Free fall duration event. Default: 0 <br> For the complete configuration of the free-fall duration, refer to FF_DUR[4:0] in FREE_FALL (5Dh) <br> configuration. <br> 1 LSB = 1 ODR_time |
| :--- | :--- |
| WAKE_DUR[1:0] | Wake up duration event. Default: 00 <br> 1 1LSB = 1 ODR_time |
| WAKE_THS_W | Weight of 1 LSB of wakeup threshold. Default: 0 <br> $\left(0: 1\right.$ LSB = FS_XL / $\left(2^{6}\right) ;$ <br> $1: 1$ LSB = FS_XL / $\left(2^{8}\right)$ ) |
| SLEEP_DUR[3:0] | Duration to go in sleep mode. Default value: 0000 (this corresponds to 16 ODR) <br> 1 LSB $=512$ ODR |

### 9.48 FREE_FALL (5Dh)

Free-fall function duration setting register (r/w)

Table 133. FREE_FALL register

| FF_DUR4 | FF_DUR3 | FF_DUR2 | FF_DUR1 | FF_DUR0 | FF_THS2 | FF_THS1 | FF_THS0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 134. FREE_FALL register description

| FF_DUR[4:0] | Free-fall duration event. Default: 0 <br> For the complete configuration of the free fall duration, refer to FF_DUR5 in WAKE_UP_DUR (5Ch) <br> configuration |
| :--- | :--- |
| FF_THS[2:0] | Free fall threshold setting. Default: 000 <br> For details refer to Table 135. |

Table 135. Threshold for free-fall function

| FF_THS[2:0] | Threshold value |
| :---: | :---: |
| 000 | 156 mg |
| 001 | 219 mg |
| 010 | 250 mg |
| 011 | 312 mg |
| 100 | 344 mg |
| 101 | 406 mg |
| 110 | 469 mg |
| 111 | 500 mg |

### 9.49 <br> MD1_CFG (5Eh)

Functions routing on INT1 register (r/w)

Table 136. MD1_CFG register

| INT1_ <br> SLEEP <br> CHANGE | $\begin{aligned} & \text { INT1_ } \\ & \text { SINGLE_ } \\ & \text { TAP } \end{aligned}$ | INT1_WU | INT1_FF | $\begin{gathered} \text { INT1_ } \\ \text { DOUBLE_ } \\ \text { TAP } \end{gathered}$ | INT1_6D | INT1 EMB_FUNC | $\begin{aligned} & \text { INT1 } \\ & \text { SHUB } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 137. MD1_CFG register description

| INT1_SLEEP_CHANGE ${ }^{(1)}$ | Routing of activity/inactivity recognition event on INT1. Default: 0 ( 0 : routing of activity/inactivity event on INT1 disabled; <br> 1: routing of activity/inactivity event on INT1 enabled) |
| :---: | :---: |
| INT1_SINGLE_TAP | Routing of single-tap recognition event on INT1. Default: 0 (0: routing of single-tap event on INT1 disabled; <br> 1: routing of single-tap event on INT1 enabled) |
| INT1_WU | Routing of wakeup event on INT1. Default value: 0 (0: routing of wakeup event on INT1 disabled; <br> 1: routing of wakeup event on INT1 enabled) |
| INT1_FF | Routing of free-fall event on INT1. Default value: 0 (0: routing of free-fall event on INT1 disabled; <br> 1: routing of free-fall event on INT1 enabled) |
| INT1_DOUBLE_TAP | Routing of tap event on INT1. Default value: 0 <br> (0: routing of double-tap event on INT1 disabled; <br> 1: routing of double-tap event on INT1 enabled) |
| INT1_6D | Routing of 6D event on INT1. Default value: 0 (0: routing of 6D event on INT1 disabled; <br> 1: routing of 6D event on INT1 enabled) |
| INT1_EMB_FUNC | Routing of embedded functions event on INT1. Default value: 0 <br> (0: routing of embedded functions event on INT1 disabled; <br> 1: routing embedded functions event on INT1 enabled) |
| INT1_SHUB | Routing of sensor hub communication concluded event on INT1. <br> Default value: 0 <br> ( 0 : routing of sensor hub communication concluded event on INT1 disabled; <br> 1: routing of sensor hub communication concluded event on INT1 enabled) |

1. Activity/Inactivity interrupt mode (sleep change or sleep status) depends on the SLEEP_STATUS_ON_INT bit in TAP_CFGO (56h) register.

### 9.50 <br> MD2_CFG (5Fh)

Functions routing on INT2 register (r/w)

Table 138. MD2_CFG register

| INT2_ | INT2_ |  |  | INT2_ |  | INT2_ | INT2_- |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SLEEP_ <br> CHANGE | SINGLE_ <br> TAP | INT2_WU | INT2_FF | DOUBLE_- | INT2_6D | EMB_ $^{\text {INP }}$ | TIMESTAMP |

Table 139. MD2_CFG register description

| INT2_SLEEP_CHANGE ${ }^{(1)}$ | Routing of activity/inactivity recognition event on INT2. Default: 0 (0: routing of activity/inactivity event on INT2 disabled; <br> 1: routing of activity/inactivity event on INT2 enabled) |
| :---: | :---: |
| INT2_SINGLE_TAP | Single-tap recognition routing on INT2. Default: 0 <br> (0: routing of single-tap event on INT2 disabled; <br> 1: routing of single-tap event on INT2 enabled) |
| INT2_WU | Routing of wakeup event on INT2. Default value: 0 (0: routing of wakeup event on INT2 disabled; <br> 1: routing of wake-up event on INT2 enabled) |
| INT2_FF | Routing of free-fall event on INT2. Default value: 0 (0: routing of free-fall event on INT2 disabled; <br> 1: routing of free-fall event on INT2 enabled) |
| INT2_DOUBLE_TAP | Routing of tap event on INT2. Default value: 0 <br> (0: routing of double-tap event on INT2 disabled; <br> 1: routing of double-tap event on INT2 enabled) |
| INT2_6D | Routing of 6D event on INT2. Default value: 0 (0: routing of 6D event on INT2 disabled; <br> 1: routing of 6D event on INT2 enabled) |
| INT2_EMB_FUNC | Routing of embedded functions event on INT2. Default value: 0 (0: routing of embedded functions event on INT2 disabled; <br> 1: routing embedded functions event on INT2 enabled) |
| INT2_TIMESTAMP | Enables routing on INT2 pin of the alert for timestamp overflow within 6.4 ms |

1. Activity/Inactivity interrupt mode (sleep change or sleep status) depends on the SLEEP_STATUS_ON_INT bit in TAP_CFGO (56h) register.

### 9.51 I3C_BUS_AVB (62h)

I3C_BUS_AVB register (r/w)

Table 140. I3C_BUS_AVB register

| $0^{(1)}$ | $0^{(1)}$ | $0^{(1)}$ | I3C_Bus_Avb <br> _Sel1 | I3C_Bus_Avb <br> _Sel0 | $0^{(1)}$ | $0^{(1)}$ | PD_DIS_ <br> INT1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 141. I3C_BUS_AVB register description

|  | This bit allows disabling the INT1 pull-down. |
| :--- | :--- |
| PD_DIS_INT1 | (0: Pull-down on INT1 enabled (pull-down is effectively connected only when no interrupts are routed <br> to the INT1 pin or when I3C dynamic address is assigned); <br> $1:$ Pull-down on INT1 disabled (pull-down not connected) |
|  | These bits are used to select the bus available time when I3C IBI is used. <br> Default value: 00 <br> I3C_Bus_Avb_Sel[1:0] |
| (00: bus available time equal to $50 \mu \mathrm{sec}$ (default); <br> $01:$ bus available time equal to $2 \mu \mathrm{sec} ;$ <br> 10: bus available time equal to $1 \mathrm{msec} ;$ <br> 11: bus available time equal to 25 msec ) |  |

INTERNAL_FREQ_FINE (63h)
Internal frequency register (r)

Table 142. INTERNAL_FREQ_FINE register

| FREQ FINE7 | FREQ <br> FINE6 | FREQ FINE5 | FREQ <br> FINE4 | $\begin{aligned} & \text { FREQ_- } \\ & \text { FINE3 } \end{aligned}$ | FREQ FINE2 | FREQ <br> FINE1 | FREQ <br> FINE0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 143. INTERNAL_FREQ_FINE register description
FREQ_FINE[7:0] Difference in percentage of the effective ODR (and Timestamp Rate) with respect to the typical. Step: 0.15\%. 8-bit format, 2's complement.

### 9.53 INT_OIS (6Fh)

OIS interrupt configuration register and accelerometer self-test enable setting. Primary interface for read-only (r); only Aux SPI can write to this register (r/w).

Table 144. INT_OIS register

| INT2 <br> DRDY_OIS | LVL2_OIS | DEN_LH_OIS | - | - | 0 | ST1_XL_OIS | STO_XL_OIS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 145. INT_OIS register description

| INT2_DRDY_OIS | Enables OIS chain DRDY on INT2 pin. This setting has priority over all other INT2 settings. |
| :--- | :--- |
| LVL2_OIS | Enables level-sensitive latched mode on the OIS chain. Default value: 0 |
| DEN_LH_OIS | Indicates polarity of DEN signal on OIS chain <br> (0: DEN pin is active-low; <br> $1:$ DEN pin is active-high) |
|  | Selects accelerometer self-test - effective only if XL OIS chain is enabled. Default value: 00 <br> (00: Normal mode; <br> 01: Positive sign self-test; <br> 10: Negative sign self-test; <br> 11: not allowed) |
| ST[1:0__XL_OIS |  |

### 9.54

CTRL1_OIS (70h)
OIS configuration register. Primary interface for read-only (r); only Aux SPI can write to this register (r/w).

Table 146. CTRL1_OIS register

| 0 | LVL1_OIS | SIM_OIS | Mode4_EN | FS1_G_ <br> OIS | FSO_G_ <br> OIS | FS_125_ <br> OIS | OIS_EN_ <br> SPI2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 147. CTRL1_OIS register description

| LVL1_OIS | Enables OIS data level-sensitive trigger |
| :---: | :---: |
| SIM_OIS | SPI2 3- or 4-wire interface. Default value: 0 <br> (0: 4-wire SPI2; <br> 1: 3-wire SPI2) |
| Mode4_EN | Enables accelerometer OIS chain. OIS outputs are available through SPI2 in registers 28h-2Dh. Note: OIS_EN_SPI2 must be enabled (i.e. set to ' 1 ') to enable also XL OIS chain. |
| FS[1:0]_G_OIS | Selects gyroscope OIS chain full-scale (00: 250 dps ; <br> 01: 500 dps; <br> 10: 1000 dps ; <br> 11: 2000 dps ) |
| FS_125_OIS | Selects gyroscope OIS chain full-scale 125 dps ( 0 : FS selected through bits FS[1:0]_OIS_G; 1: 125 dps ) |
| OIS_EN_SPI2 | Enables OIS chain data processing for gyro in Mode 3 and Mode 4 (mode4_en $=1$ ) and accelerometer data in and Mode 4 (mode4_en = 1). <br> When the OIS chain is enabled, the OIS outputs are available through the SPI2 in registers OUTX_L_G (22h) and OUTX_H_G (23h) through not found and STATUS_REG (1Eh) / STATUS_SPIAux (1Eh), and LPF1 is dedicated to this chain. |

DEN mode selection can be done using the LVL1_OIS bit of register CTRL1_OIS (70h) and the LVL2_OIS bit of register INT_OIS (6Fh).
DEN mode on the OIS path is active in the gyroscope only.

Table 148. DEN mode selection

| LVL1_OIS, LVL2_OIS | DEN mode |
| :---: | :---: |
| 10 | Level-sensitive trigger mode is selected |
| 11 | Level-sensitive latched mode is selected |

CTRL2_OIS (71h)
OIS configuration register. Primary interface for read-only (r); only Aux SPI can write to this register (r/w).

Table 149. CTRL2_OIS register

| - | - | HPM1_OIS | HPMO_OIS | 0 | FTYPE_1 <br> _OIS | FTYPE_0 <br> _OIS | HP_EN_OIS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 150. CTRL2_OIS register description

|  | Selects gyroscope OIS chain digital high-pass filter cutoff. Default value: 00 <br> (00: $16 \mathrm{mHz} ;$ |
| :--- | :--- |
| HPM[1:0]_OIS | $01: 65 \mathrm{mHz} ;$ |
|  | $10: 260 \mathrm{mHz}$ |
|  | $11: 1.04 \mathrm{~Hz}$ ) |

Table 151. Gyroscope OIS chain digital LPF1 filter bandwidth selection

| FTYPE_[1:0]_OIS | Cutoff [Hz] | Phase @ 20 Hz [] |
| :---: | :---: | :---: |
| 00 | 335.5 | -6.69 |
| 01 | 232.0 | -8.78 |
| 10 | 171.1 | -11.18 |
| 11 | 609.0 | -4.91 |

9.56

CTRL3_OIS (72h)
OIS configuration register. Primary interface for read-only (r); only Aux SPI can write to this register (r/w).

Table 152. CTRL3_OIS register

| $\begin{gathered} \text { FS1_XL_ } \\ \text { OIS } \end{gathered}$ | $\underset{\text { FSO_XL_ }}{\text { OIS }}$ | $\begin{aligned} & \text { FILTER_XL__ } \\ & \text { CONF_OIS_2 } \end{aligned}$ | $\begin{aligned} & \text { FILTER_XL__ } \\ & \text { CONF_OIS_1 } \end{aligned}$ | $\begin{aligned} & \text { FILTER_XL_- } \\ & \text { CONF_OIS_0 } \end{aligned}$ | ST1_OIS | ST0_OIS | ST_OIS CLAMPDIS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 153. CTRL3_OIS register description

| FS[1:0]_XL_OIS | Selects accelerometer OIS channel full-scale. See Table 154. |
| :---: | :---: |
| FILTER_XL CONF_OIS_[2:0] | Selects accelerometer OIS channel bandwidth. See Table 155. |
| ST[1:0]_OIS | Selects gyroscope OIS chain self-test. Default value: 00 <br> Table 156 lists the output variation when the self-test is enabled and ST_OIS_CLAMPDIS = ' 1 '. <br> (00: Normal mode; <br> 01: Positive sign self-test; <br> 10: Normal mode; <br> 11: Negative sign self-test) |
| ST_OIS CLAMPDIS | Disables OIS chain clamp <br> ( 0 : All OIS chain outputs $=8000 \mathrm{~h}$ during self-test; <br> 1: OIS chain self-test outputs as shown in Table 156. |

Table 154. Accelerometer OIS channel full-scale selection

| FS[1:0]_XL_OIS | XL_FS_MODE = '0' | XL_FS_MODE = '1' |  |
| :---: | :---: | :---: | :---: |
|  | XL UI ON | XL UI PD | - |
| 00 (default) |  | 2 g | 2 g |
| 01 | Full-scale selected from user interface | 16 g | 2 g |
| 10 |  | 4 g | 4 g |
| 11 |  | 8 g | 8 g |

Note: $\quad$ XL_FS_MODE bit is in CTRL8_XL (17h).
Note: $\quad$ When the accelerometer full-scale value is selected only from the UI side it is readable also from the OIS side.

Table 155. Accelerometer OIS channel bandwidth and phase

| FILTER_XL_CONF_OIS[2:0] | Typ. overall bandwidth [Hz] | Typ. overall phase [$]$ |
| :---: | :---: | :---: |
| 000 | 289 | $-5.72 @ 20 \mathrm{~Hz}$ |
| 001 | 258 | $-6.80 @ 20 \mathrm{~Hz}$ |
| 010 | 120 | $-13.2 @ 20 \mathrm{~Hz}$ |
| 011 | 65.1 | $-21.5 @ 20 \mathrm{~Hz}$ |
| 100 | 33.2 | $-19.1 @ 10 \mathrm{~Hz}$ |
| 101 | 16.6 | $-33.5 @ 10 \mathrm{~Hz}$ |


| FILTER_XL_CONF_OIS[2:0] | Typ. overall bandwidth [Hz] | Typ. overall phase [$]$ |
| :---: | :---: | :---: |
| 110 | 8.30 | $-26.7 @ 4 \mathrm{~Hz}$ |
| 111 | 4.14 | $-26.2 @ 2 \mathrm{~Hz}$ |

Table 156. Self-test nominal output variation

| Full scale | Ouput variation [dps] |
| :---: | :---: |
| 2000 | 400 |
| 1000 | 200 |
| 500 | 100 |
| 250 | 50 |
| 125 | 25 |

## X_OFS_USR (73h)

Accelerometer X-axis user offset correction (r/w). The offset value set in the X_OFS_USR offset register is internally subtracted from the acceleration value measured on the X -axis.

Table 157. X_OFS_USR register

| X_OFS_ | X_OFS_- | X_OFS_- | X_OFS_ | X_OFS_- | X_OFS_ | X_OFS_- | X_OFS_ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| USR_7 | USR_6 | USR_5 | USR_4 | USR_3 | USR_2 | USR_1 | USR_0 |

Table 158. X_OFS_USR register description

| X_OFS_USR_[7:0] | Accelerometer X-axis user offset correction expressed in two's complement, weight depends on <br> USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127]. |
| :--- | :--- |

## $9.58 \quad$ Y_OFS_USR (74h)

Accelerometer Y -axis user offset correction (r/w). The offset value set in the Y_OFS_USR offset register is internally subtracted from the acceleration value measured on the Y -axis.

Table 159. Y_OFS_USR register

| Y_OFS_ | Y_OFS_- | Y_OFS_- | Y_OFS_- | Y_OFS_- | Y_OFS_- | Y_OFS_- | Y_OFS_ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| USR_7 | USR_6 | USR_5 | USR_4 | USR_3 | USR_2 | USR_1 | USR_0 |

Table 160. Y_OFS_USR register description
Y_OFS_USR_[7:0] Accelerometer Y-axis user offset calibration expressed in 2's complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127, +127].

## $9.59 \quad$ Z_OFS_USR (75h)

Accelerometer Z-axis user offset correction (r/w). The offset value set in the Z_OFS_USR offset register is internally subtracted from the acceleration value measured on the Z-axis.

Table 161. Z_OFS_USR register

| Z_OFS | Z_OFS_ | Z_OFS_- | Z_OFS_- | Z_OFS_ | Z_OFS_- | Z_OFS_- | Z_OFS_ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| USR_7 $^{\text {USR_6 }}$ | USR_- | USR_5 | USR_4 | USR_3 | USR_2 | USR_1 $^{\text {USR_0 }}$ |  |

Table 162. Z_OFS_USR register description

```
Z_OFS_USR_[7:0] Accelerometer Z-axis user offset calibration expressed in 2's complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127, +127].
```

9.60 FIFO_DATA_OUT_TAG (78h)

FIFO tag register (r)

Table 163. FIFO_DATA_OUT_TAG register

| TAG_- | TAG_-_3 | TAG_-_ | TAG_-_1 | TAG_- | TAG_CNT_1 | TAG_CNT_0 | TAG_- |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SENSOR_4 | SENSOR_3 | SENSOR_2 | SENSOR_ | SENSOR_0 |  |  |  |

Table 164. FIFO_DATA_OUT_TAG register description

|  | FIFO tag: identifies the sensor in: <br> TAG_SENSOR_[4:0] |
| :--- | :--- |
| FIFO_DATA_OUT_X_L (79h) and FIFO_DATA_OUT_X_H (7Ah), FIFO_DATA_OUT_Y_L (7Bh) and <br> FIFO_DATA_OUT_Y_H (7Ch), and FIFO_DATA_OUT_Z_L (7Dh) and FIFO_DATA_OUT_Z_H (7Eh) <br> For details, refer to Table 165 |  |
| TAG_CNT_[1:0] | 2-bit counter which identifies sensor time slot |
| TAG_PARITY | Parity check of TAG content |

Table 165. FIFO tag

| TAG_SENSOR_[4:0] | Sensor name |
| :---: | :---: |
| $0 \times 01$ | Gyroscope NC |
| $0 \times 02$ | Accelerometer NC |
| $0 \times 03$ | Temperature |
| $0 \times 04$ | Timestamp |
| $0 \times 05$ | CFG_Change |
| $0 \times 06$ | Accelerometer NC_T_2 |
| $0 \times 07$ | Accelerometer NC_T_1 |
| $0 \times 08$ | Accelerometer 2xC |
| $0 \times 09$ | Accelerometer 3xC |
| $0 \times 0$ A | Gyroscope NC_T_2 |
| $0 \times 0$ B | Gyroscope NC_T_1 |
| $0 \times 0 \mathrm{C}$ | Gyroscope 2xC |
| $0 \times 0 \mathrm{D}$ | Gyroscope 3xC |
| $0 \times 0 \mathrm{E}$ | Sensor Hub Slave 0 |


| TAG_SENSOR_[4:0] | Sensor name |
| :---: | :---: |
| $0 \times 0 \mathrm{~F}$ | Sensor Hub Slave 1 |
| $0 \times 10$ | Sensor Hub Slave 2 |
| $0 \times 11$ | Sensor Hub Slave 3 |
| $0 \times 12$ | Step Counter |
| $0 \times 19$ | Sensor Hub Nack |

9.61 FIFO_DATA_OUT_X_L (79h) and FIFO_DATA_OUT_X_H (7Ah) FIFO data output $X(r)$

Table 166. FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L registers

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 167. FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L register description

| D[15:0] | FIFO $X$-axis output |
| :--- | :--- |

9.62 FIFO_DATA_OUT_Y_L (7Bh) and FIFO_DATA_OUT_Y_H (7Ch)

FIFO data output $Y(r)$

Table 168. FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L registers

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 169. FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L register description

```
D[15:0]
9.63 FIFO_DATA_OUT_Z_L (7Dh) and FIFO_DATA_OUT_Z_H (7Eh)

FIFO data output \(Z\) (r)

Table 170. FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L registers
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline D15 & D14 & D13 & D12 & D11 & D10 & D9 & D8 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline D7 & D6 & D5 & D4 & D3 & D2 & D1 & D0 \\
\hline
\end{tabular}

Table 171. FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L register description
\begin{tabular}{|l|l|}
\hline D[15:0] & FIFO Z-axis output \\
\hline
\end{tabular}

\section*{10 Embedded functions register mapping}

The table given below provides a list of the registers for the embedded functions available in the device and the corresponding addresses. Embedded functions registers are accessible when FUNC_CFG_EN is set to ' 1 ' in FUNC_CFG_ACCESS (01h).

Table 172. Register address map - embedded functions
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Name} & \multirow{2}{*}{Type} & \multicolumn{2}{|r|}{Register address} & \multirow{2}{*}{Default} & \multirow{2}{*}{Comment} \\
\hline & & Hex & Binary & & \\
\hline PAGE_SEL & r/w & 02 & 00000010 & 00000001 & \\
\hline EMB_FUNC_EN_A & r/w & 04 & 00000100 & 00000000 & \\
\hline EMB_FUNC_EN_B & r/w & 05 & 00000101 & 00000000 & \\
\hline PAGE_ADDRESS & r/w & 08 & 00001000 & 00000000 & \\
\hline PAGE_VALUE & r/w & 09 & 00001001 & 00000000 & \\
\hline EMB_FUNC_INT1 & r/w & OA & 00001010 & 00000000 & \\
\hline FSM_INT1_A & r/w & OB & 00001011 & 00000000 & \\
\hline FSM_INT1_B & r/w & 0 C & 00001100 & 00000000 & \\
\hline EMB_FUNC_INT2 & r/w & OE & 00001110 & 00000000 & \\
\hline FSM_INT2_A & r/w & OF & 00001111 & 00000000 & \\
\hline FSM_INT2_B & r/w & 10 & 00010000 & 00000000 & \\
\hline EMB_FUNC_STATUS & \(r\) & 12 & 00010010 & output & \\
\hline FSM_STATUS_A & r & 13 & 00010011 & output & \\
\hline FSM_STATUS_B & \(r\) & 14 & 00010100 & output & \\
\hline PAGE_RW & r/w & 17 & 00010111 & 00000000 & \\
\hline RESERVED & & 18-43 & & & \\
\hline EMB_FUNC_FIFO_CFG & r/w & 44 & 01000100 & 00000000 & \\
\hline FSM_ENABLE_A & r/w & 46 & 01000110 & 00000000 & \\
\hline FSM_ENABLE_B & r/w & 47 & 01000111 & 00000000 & \\
\hline FSM_LONG_COUNTER_L & r/w & 48 & 01001000 & 00000000 & \\
\hline FSM_LONG_COUNTER_H & r/w & 49 & 01001001 & 00000000 & \\
\hline FSM_LONG_COUNTER_CLEAR & r/w & 4A & 01001010 & 00000000 & \\
\hline FSM_OUTS1 & \(r\) & 4C & 01001100 & output & \\
\hline FSM_OUTS2 & \(r\) & 4D & 01001101 & output & \\
\hline FSM_OUTS3 & \(r\) & 4E & 01001110 & output & \\
\hline FSM_OUTS4 & \(r\) & 4F & 01001111 & output & \\
\hline FSM_OUTS5 & \(r\) & 50 & 01010000 & output & \\
\hline FSM_OUTS6 & \(r\) & 51 & 01010001 & output & \\
\hline FSM_OUTS7 & \(r\) & 52 & 01010010 & output & \\
\hline FSM_OUTS8 & \(r\) & 53 & 01010011 & output & \\
\hline FSM_OUTS9 & \(r\) & 54 & 01010100 & output & \\
\hline FSM_OUTS10 & \(r\) & 55 & 01010101 & output & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Name} & \multirow{2}{*}{Type} & \multicolumn{2}{|r|}{Register address} & \multirow{2}{*}{Default} & \multirow{2}{*}{Comment} \\
\hline & & Hex & Binary & & \\
\hline FSM_OUTS11 & \(r\) & 56 & 01010110 & output & \\
\hline FSM_OUTS12 & \(r\) & 57 & 01010111 & output & \\
\hline FSM_OUTS13 & \(r\) & 58 & 01011000 & output & \\
\hline FSM_OUTS14 & \(r\) & 59 & 01011001 & output & \\
\hline FSM_OUTS15 & \(r\) & 5 A & 01011010 & output & \\
\hline FSM_OUTS16 & \(r\) & 5B & 01011011 & output & \\
\hline RESERVED & & 5 E & 01011110 & & \\
\hline EMB_FUNC_ODR_CFG_B & r/w & 5F & 01011111 & 01001011 & \\
\hline STEP_COUNTER_L & \(r\) & 62 & 01100010 & output & \\
\hline STEP_COUNTER_H & \(r\) & 63 & 01100011 & output & \\
\hline EMB_FUNC_SRC & r/w & 64 & 01100100 & output & \\
\hline EMB_FUNC_INIT_A & r/w & 66 & 01100110 & 00000000 & \\
\hline EMB_FUNC_INIT_B & r/w & 67 & 01100111 & 00000000 & \\
\hline
\end{tabular}

Registers marked as Reserved must not be changed. Writing to those registers may cause permanent damage to the device.
The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

\section*{11 Embedded functions register description}

\subsection*{11.1 PAGE_SEL (02h)}

Enable advanced features dedicated page (r/w)

Table 173. PAGE_SEL register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline PAGE_SEL3 & PAGE_SEL2 & PAGE_SEL1 & PAGE_SELO & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(1^{(2)}\) \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.
2. This bit must be set to '1' for the correct operation of the device.

Table 174. PAGE_SEL register description
\begin{tabular}{l|l} 
PAGE_SEL[3:0] & \begin{tabular}{l} 
Select the advanced features dedicated page \\
Default value: 0000
\end{tabular} \\
\hline
\end{tabular}
11.2

EMB_FUNC_EN_A (04h)
Embedded functions enable register (r/w)

Table 175. EMB_FUNC_EN_A register
\begin{tabular}{|l|l|c|c|c|c|c|c|}
\hline \(0^{(1)}\) & \(0^{(1)}\) & SIGN__ & MOTION_EN & TILT_EN & PEDO_EN & \(0^{(1)}\) & \(0^{(1)}\)
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 176. EMB_FUNC_EN_A register description
\begin{tabular}{|c|c|}
\hline SIGN_MOTION_EN & \begin{tabular}{l}
Enable significant motion detection function. Default value: 0 \\
( 0 : significant motion detection function disabled; \\
1: significant motion detection function enabled)
\end{tabular} \\
\hline TILT_EN & \begin{tabular}{l}
Enable tilt calculation. Default value: 0 \\
(0: tilt algorithm disabled; \\
1: tilt algorithm enabled)
\end{tabular} \\
\hline PEDO_EN & \begin{tabular}{l}
Enable pedometer algorithm. Default value: 0 \\
(0: pedometer algorithm disabled; \\
1: pedometer algorithm enabled)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.3 EMB_FUNC_EN_B (05h)}

Embedded functions enable register (r/w)

Table 177. EMB_FUNC_EN_B register
\begin{tabular}{|l|l|l|c|c|c|c|c|}
\hline \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \begin{tabular}{c} 
PEDO_-_ \\
ADV_EN
\end{tabular} & \begin{tabular}{c} 
FIFO_-_ \\
COMPR_EN
\end{tabular} & \(0^{(1)}\) & \(0^{(1)}\) & FSM_EN \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 178. EMB_FUNC_EN_B register description
\begin{tabular}{|l|l|}
\hline PEDO_ADV_EN & \begin{tabular}{l} 
Enable pedometer false-positive rejection block and advanced detection feature block. Default value: 0 \\
(0: Pedometer advanced features block disabled; \\
\(1:\) Pedometer advanced features block enabled)
\end{tabular} \\
\hline \multirow{2}{*}{ FIFO_COMPR_EN \({ }^{(1)}\)} & \begin{tabular}{l} 
Enable FIFO compression feature. Default value: 0 \\
\((0:\) FIFO compression feature disabled; \\
\(1:\) FIFO compression feature enabled)
\end{tabular} \\
\hline FSM_EN & \begin{tabular}{l} 
Enable Finite State Machine (FSM) feature. Default value: 0 \\
\((0:\) FSM feature disabled; 1: FSM feature enabled)
\end{tabular} \\
\hline
\end{tabular}
1. This bit is effective if the FIFO_COMPR_RT_EN bit of FIFO_CTRL2 (08h) is set to 1 .

\subsection*{11.4 PAGE_ADDRESS (08h)}

Page address register (r/w)

Table 179. PAGE_ADDRESS register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline PAGE & PAGE & PAGE & PAGE & PAGE & PAGE & PAGE & PAGE \\
ADDR \(\overline{7}\) & ADDR & ADDR & ADDR & ADDR \(\overline{3}\) & ADDR \(\overline{2}\) & ADDR & ADDR \\
\hline
\end{tabular}

\section*{Table 180. PAGE_ADDRESS register description}
\begin{tabular}{l|l} 
PAGE_ADDR[7:0] & \begin{tabular}{l} 
After setting the bit PAGE_WRITE / PAGE_READ in register PAGE_RW (17h), this register is used to set \\
the address of the register to be written/read in the advanced features page selected through the bits \\
PAGE_SEL[3:0] in register PAGE_SEL (02h).
\end{tabular}
\end{tabular}

\subsection*{11.5 PAGE_VALUE (09h)}

Page value register (r/w)

Table 181. PAGE_VALUE register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PAGE- & PAGE- & PAGE_ & PAGE- & PAGE- & PAGE_- & PAGE- & PAGE- \\
VALUE7 & VALUE6 & VALUE5 & VALUE4 & VALUE3 & VALUE2 & VALUE1 & VALUE0 \\
\hline
\end{tabular}

\section*{Table 182. PAGE_VALUE register description}
```

These bits are used to write (if the bit PAGE_WRITE = 1 in register PAGE RW (17h)) or read (if the bit
PAGE_VALUE[7:0] PAGE_READ = 1 in register PAGE_RW (17h)) the data at the address PAGE_ADDR[7:0] of the selected advanced features page.

```
11.6 EMB_FUNC_INT1 (OAh)

INT1 pin control register (r/w)
Each bit in this register enables a signal to be carried through INT1. The pin's output will supply the OR combination of the selected signals.

Table 183. EMB_FUNC_INT1 register
\begin{tabular}{|c|c|c|c|c|c|c|l|}
\hline INT1_- & \(0^{(1)}\) & \begin{tabular}{c} 
INT1_- \\
FSM_LC
\end{tabular} & INT1_TILT & \begin{tabular}{c} 
INT1_STEP_ \\
DETECTOR
\end{tabular} & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) \\
\hline
\end{tabular}
1. This bit must be set to '0' for the correct operation of the device.

Table 184. EMB_FUNC_INT1 register description
\(\left.\begin{array}{|l|l|}\hline \text { INT1_FSM_LC }\end{array}{ }^{(1)} \left\lvert\, \begin{array}{l}\text { Routing of FSM long counter timeout interrupt event on INT1. Default value: } 0 \text { (0: routing on INT1 } \\ \text { disabled; 1: routing on INT1 enabled) }\end{array}\right.\right\}\)

\footnotetext{
1. This bit is effective if the INT1 EMB FUNC bit of MD1 CFG (5Eh) is set to 1 .
}

\subsection*{11.7 FSM_INT1_A (0Bh)}

INT1 pin control register (r/w)
Each bit in this register enables a signal to be carried through INT1. The pin's output will supply the OR combination of the selected signals.

Table 185. FSM_INT1_A register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { INT1 } \\
& \text { FSM8 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { INT1 } \\
& \text { FSM7 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { INT1 } \\
& \text { FSM6 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { INT1 } \\
& \text { FSM5 }
\end{aligned}
\] & INT1 FSM4 & \[
\begin{aligned}
& \text { INT1 } \\
& \text { FSM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { INT1 } \\
& \text { FSM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { INT1 } \\
& \text { FSM1 }
\end{aligned}
\] \\
\hline
\end{tabular}

Table 186. FSM_INT1_A register description
\begin{tabular}{|c|c|}
\hline INT1_FSM8 \({ }^{(1)}\) & Routing of FSM8 interrupt event on INT1. Default value: 0 ( 0 : routing on INT1 disabled; 1 : routing on INT1 enabled) \\
\hline INT1_FSM7 \({ }^{(1)}\) & Routing of FSM7 interrupt event on INT1. Default value: 0 ( 0 : routing on INT1 disabled; 1 : routing on INT1 enabled) \\
\hline INT1_FSM6 \({ }^{(1)}\) & Routing of FSM6 interrupt event on INT1. Default value: 0 ( 0 : routing on INT1 disabled; 1: routing on INT1 enabled) \\
\hline INT1_FSM5 \({ }^{(1)}\) & Routing of FSM5 interrupt event on INT1. Default value: 0 ( 0 : routing on INT1 disabled; 1: routing on INT1 enabled) \\
\hline INT1_FSM4 \({ }^{(1)}\) & Routing of FSM4 interrupt event on INT1. Default value: 0 ( 0 : routing on INT1 disabled; 1 : routing on INT1 enabled) \\
\hline INT1_FSM3 \({ }^{(1)}\) & Routing of FSM3 interrupt event on INT1. Default value: 0 ( 0 : routing on INT1 disabled; 1 : routing on INT1 enabled) \\
\hline INT1_FSM2 \({ }^{(1)}\) & Routing of FSM2 interrupt event on INT1. Default value: 0 (0: routing on INT1 disabled; 1: routing on INT1 enabled) \\
\hline INT1_FSM1 \({ }^{(1)}\) & Routing of FSM1 interrupt event on INT1. Default value: 0 (0: routing on INT1 disabled; 1 : routing on INT1 enabled) \\
\hline
\end{tabular}
1. This bit is effective if the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to 1.

\subsection*{11.8 FSM_INT1_B (0Ch)}

INT1 pin control register (r/w)
Each bit in this register enables a signal to be carried through INT1. The pin's output will supply the OR combination of the selected signals.

Table 187. FSM_INT1_B register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline INT1- & INT1 & INT1- & INT1- & INT1- & INT1 & INT1 & INT1 \(\overline{1}\) \\
FSM16 & FSM15 & FSM14 & FSM13 & FSM12 & FSM1 & FSM10 & FSM9 \\
\hline
\end{tabular}

Table 188. FSM_INT1_B register description
\begin{tabular}{|l|l|}
\hline INT1_FSM16 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM16 interrupt event on INT1. Default value: 0 \\
(0: routing on INT1 disabled; 1: routing on INT1 enabled)
\end{tabular} \\
\hline INT1_FSM15 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM15 interrupt event on INT1. Default value: 0 \\
(0: routing on INT1 disabled; 1: routing on INT1 enabled)
\end{tabular} \\
\hline INT1_FSM14 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM14 interrupt event on INT1. Default value: 0 \\
(0: routing on INT1 disabled; 1: routing on INT1 enabled)
\end{tabular} \\
\hline INT1_FSM13 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM13 interrupt event on INT1. Default value: 0 \\
(0: routing on INT1 disabled; 1: routing on INT1 enabled)
\end{tabular} \\
\hline INT1_FSM12 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM12 interrupt event on INT1. Default value: 0 \\
(0: routing on INT1 disabled; 1: routing on INT1 enabled)
\end{tabular} \\
\hline INT1_FSM11 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM11 interrupt event on INT1. Default value: 0 \\
(0: routing on INT1 disabled; 1: routing on INT1 enabled)
\end{tabular} \\
\hline INT1_FSM10 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM10 interrupt event on INT1. Default value: 0 \\
\((0:\) routing on INT1 disabled; 1: routing on INT1 enabled)
\end{tabular} \\
\hline INT1_FSM9 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM9 interrupt event on INT1. Default value: 0 \\
(0: routing on INT1 disabled; 1: routing on INT1 enabled)
\end{tabular} \\
\hline
\end{tabular}
1. This bit is effective if the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to 1.

\subsection*{11.9 EMB_FUNC_INT2 (OEh)}

INT2 pin control register (r/w)
Each bit in this register enables a signal to be carried through INT2. The pin's output will supply the OR combination of the selected signals.

Table 189. EMB_FUNC_INT2 register
\begin{tabular}{|c|c|c|c|c|c|c|l|}
\hline INT2_- & \(0^{(1)}\) & INT2_- & INT2_TILT & \begin{tabular}{c} 
INT2_STEP_ \\
DETECTOR
\end{tabular} & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.

\section*{Table 190. EMB_FUNC_INT2 register description}
\(\begin{array}{|l|l|}\hline \text { INT2_FSM_LC }\end{array}{ }^{(1)}\). \(\left.\begin{array}{l}\text { Routing of FSM long counter timeout interrupt event on INT2. Default value: } 0 \text { (0: routing on INT2 } \\ \text { disabled; 1: routing on INT2 enabled) }\end{array}\right\}\)
1. This bit is effective if the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to 1 .

\subsection*{11.10 FSM_INT2_A (OFh)}

INT2 pin control register (r/w)
Each bit in this register enables a signal to be carried through INT2. The pin's output will supply the OR combination of the selected signals.

Table 191. FSM_INT2_A register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline INT2 & INT2 & INT2 & INT2 & INT2 & INT2 & INT2 & INT2 \\
FSM8 & FSM \(\overline{7}\) & FSM \(\overline{6}\) & FSM5 & FSM \(\overline{4}\) & FSM & FSM2 & FSM1 \\
\hline
\end{tabular}

Table 192. FSM_INT2_A register description
\begin{tabular}{|c|c|}
\hline INT2_FSM8 \({ }^{(1)}\) & Routing of FSM8 interrupt event on INT2. Default value: 0 (0: routing on INT2 disabled; 1: routing on INT2 enabled) \\
\hline INT2_FSM7 \({ }^{(1)}\) & Routing of FSM7 interrupt event on INT2. Default value: 0 (0: routing on INT2 disabled; 1: routing on INT2 enabled) \\
\hline INT2_FSM6 \({ }^{(1)}\) & Routing of FSM6 interrupt event on INT2. Default value: 0 (0: routing on INT2 disabled; 1: routing on INT2 enabled) \\
\hline INT2_FSM5 \({ }^{(1)}\) & Routing of FSM5 interrupt event on INT2. Default value: 0 (0: routing on INT2 disabled; 1: routing on INT2 enabled) \\
\hline INT2_FSM4 \({ }^{(1)}\) & Routing of FSM4 interrupt event on INT2. Default value: 0 (0: routing on INT2 disabled; 1: routing on INT2 enabled) \\
\hline INT2_FSM3 \({ }^{(1)}\) & Routing of FSM3 interrupt event on INT2. Default value: 0 (0: routing on INT2 disabled; 1: routing on INT2 enabled) \\
\hline INT2_FSM2 \({ }^{(1)}\) & Routing of FSM2 interrupt event on INT2. Default value: 0 (0: routing on INT2 disabled; 1: routing on INT2 enabled) \\
\hline INT2_FSM1 \({ }^{(1)}\) & Routing of FSM1 interrupt event on INT2. Default value: 0 (0: routing on INT2 disabled; 1: routing on INT2 enabled) \\
\hline
\end{tabular}
1. This bit is effective if the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to 1.

\subsection*{11.11 FSM_INT2_B (10h)}

INT2 pin control register (r/w)
Each bit in this register enables a signal to be carried through INT2. The pin's output will supply the OR combination of the selected signals.

Table 193. FSM_INT2_B register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline INT2- & INT2- & INT2- & INT2- & INT2 & INT2-1 & INT2 & INT2 \\
FSM16 & FSM15 & FSM14 & FSM13 & FSM12 & FSM11 & FSM10 & FSM9 \\
\hline
\end{tabular}

Table 194. FSM_INT2_B register description
\begin{tabular}{|l|l|}
\hline INT2_FSM16 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM16 interrupt event on INT2. Default value: 0 \\
(0: routing on INT2 disabled; 1: routing on INT2 enabled)
\end{tabular} \\
\hline INT2_FSM15 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM15 interrupt event on INT2. Default value: 0 \\
(0: routing on INT2 disabled; 1: routing on INT2 enabled)
\end{tabular} \\
\hline INT2_FSM14 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM14 interrupt event on INT2. Default value: 0 \\
(0: routing on INT2 disabled; 1: routing on INT2 enabled)
\end{tabular} \\
\hline INT2_FSM13 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM13 interrupt event on INT2. Default value: 0 \\
(0: routing on INT2 disabled; 1: routing on INT2 enabled)
\end{tabular} \\
\hline INT2_FSM12 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM12 interrupt event on INT2. Default value: 0 \\
(0: routing on INT2 disabled; 1: routing on INT2 enabled)
\end{tabular} \\
\hline INT2_FSM11 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM11 interrupt event on INT2. Default value: 0 \\
(0: routing on INT2 disabled; 1: routing on INT2 enabled)
\end{tabular} \\
\hline INT2_FSM10 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM10 interrupt event on INT2. Default value: 0 \\
\((0:\) routing on INT2 disabled; 1: routing on INT2 enabled)
\end{tabular} \\
\hline INT2_FSM9 \({ }^{(1)}\) & \begin{tabular}{l} 
Routing of FSM9 interrupt event on INT2. Default value: 0 \\
(0: routing on INT2 disabled; 1: routing on INT2 enabled)
\end{tabular} \\
\hline
\end{tabular}
1. This bit is effective if the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to 1.

\subsection*{11.12 EMB_FUNC_STATUS (12h)}

Embedded function status register (r)

Table 195. EMB_FUNC_STATUS register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline IS_- & 0 & \begin{tabular}{c} 
IS_- \\
FSM_LC
\end{tabular} & \begin{tabular}{c} 
IS_-
\end{tabular} & \begin{tabular}{l} 
IS_- \\
STEP_DET
\end{tabular} & 0 & 0 & 0 \\
\hline
\end{tabular}

Table 196. EMB_FUNC_STATUS register description
\begin{tabular}{|l|l|}
\hline IS_FSM_LC & \begin{tabular}{l} 
Interrupt status bit for FSM long counter timeout interrupt event. \\
(1: interrupt detected; 0: no interrupt)
\end{tabular} \\
\hline IS_SIGMOT & \begin{tabular}{l} 
Interrupt status bit for significant motion detection \\
(1: interrupt detected; 0: no interrupt)
\end{tabular} \\
\hline IS_TILT & \begin{tabular}{l} 
Interrupt status bit for tilt detection \\
\((1:\) interrupt detected; \(0:\) no interrupt \()\)
\end{tabular} \\
\hline IS_STEP_DET & \begin{tabular}{l} 
Interrupt status bit for step detection \\
\((1:\) interrupt detected; \(0:\) no interrupt \()\) \\
\hline
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.13 FSM_STATUS_A (13h)}

Finite State Machine status register (r)

Table 197. FSM_STATUS_A register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline IS_FSM8 & IS_FSM7 & IS_FSM6 & IS_FSM5 & IS_FSM4 & IS_FSM3 & IS_FSM2 & IS_FSM1 \\
\hline
\end{tabular}

Table 198. FSM_STATUS_A register description
\begin{tabular}{|l|l|}
\hline IS_FSM8 & \begin{tabular}{l} 
Interrupt status bit for FSM8 interrupt event. \\
(1: interrupt detected; 0: no interrupt)
\end{tabular} \\
\hline IS_FSM7 & \begin{tabular}{l} 
Interrupt status bit for FSM7 interrupt event. \\
(1: interrupt detected; 0: no interrupt)
\end{tabular} \\
\hline IS_FSM6 & \begin{tabular}{l} 
Interrupt status bit for FSM6 interrupt event. \\
(1: interrupt detected; 0: no interrupt)
\end{tabular} \\
\hline IS_FSM5 & \begin{tabular}{l} 
Interrupt status bit for FSM5 interrupt event. \\
(1: interrupt detected; 0: no interrupt)
\end{tabular} \\
\hline IS_FSM4 & \begin{tabular}{l} 
Interrupt status bit for FSM4 interrupt event. \\
(1: interrupt detected; 0: no interrupt)
\end{tabular} \\
\hline IS_FSM3 & \begin{tabular}{l} 
Interrupt status bit for FSM3 interrupt event. \\
(1: interrupt detected; 0: no interrupt)
\end{tabular} \\
\hline IS_FSM2 & \begin{tabular}{l} 
Interrupt status bit for FSM2 interrupt event. \\
(1: interrupt detected; 0: no interrupt)
\end{tabular} \\
\hline IS_FSM1 & \begin{tabular}{l} 
Interrupt status bit for FSM1 interrupt event. \\
(1: interrupt detected; 0: no interrupt)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.14 FSM_STATUS_B (14h)}

Finite State Machine status register (r)

Table 199. FSM_STATUS_B register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline IS_FSM16 & IS_FSM15 & IS_FSM14 & IS_FSM13 & IS_FSM12 & IS_FSM11 & IS_FSM10 & IS_FSM9 \\
\hline
\end{tabular}

Table 200. FSM_STATUS_B register description
\begin{tabular}{|l|l|}
\hline IS_FSM16 & \begin{tabular}{l} 
Interrupt status bit for FSM16 interrupt event. \\
\((1:\) interrupt detected; 0: no interrupt \()\)
\end{tabular} \\
\hline IS_FSM15 & \begin{tabular}{l} 
Interrupt status bit for FSM15 interrupt event. \\
\((1:\) interrupt detected; 0: no interrupt \()\)
\end{tabular} \\
\hline IS_FSM14 & \begin{tabular}{l} 
Interrupt status bit for FSM14 interrupt event. \\
\((1:\) interrupt detected; 0: no interrupt \()\)
\end{tabular} \\
\hline IS_FSM13 & \begin{tabular}{l} 
Interrupt status bit for FSM13 interrupt event. \\
\((1:\) interrupt detected; 0: no interrupt \()\)
\end{tabular} \\
\hline IS_FSM12 & \begin{tabular}{l} 
Interrupt status bit for FSM12 interrupt event. \\
\((1:\) interrupt detected; 0: no interrupt \()\)
\end{tabular} \\
\hline IS_FSM11 & \begin{tabular}{l} 
Interrupt status bit for FSM11 interrupt event. \\
\((1:\) interrupt detected; 0: no interrupt \()\)
\end{tabular} \\
\hline IS_FSM10 & \begin{tabular}{l} 
Interrupt status bit for FSM10 interrupt event. \\
\((1:\) interrupt detected; 0: no interrupt \()\)
\end{tabular} \\
\hline IS_FSM9 & \begin{tabular}{l} 
Interrupt status bit for FSM9 interrupt event. \\
\((1:\) interrupt detected; 0: no interrupt \()\)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.15 PAGE_RW (17h)}

Enable read and write mode of advanced features dedicated page (r/w)

Table 201. PAGE_RW register
\begin{tabular}{|c|l|l|l|l|l|l|l|}
\hline \begin{tabular}{c} 
EMB_- \\
FUNC_LIR
\end{tabular} & \begin{tabular}{l} 
PAGE_ \\
WRITE
\end{tabular} & \begin{tabular}{c} 
PAGE_- \\
READ
\end{tabular} & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 202. PAGE_RW register description
\begin{tabular}{|l|l|}
\hline & Latched Interrupt mode for embedded functions. Default value: 0 \\
EMB_FUNC_LIR & \begin{tabular}{l} 
(0: Embedded Functions interrupt request not latched; \\
1: Embedded Functions interrupt request latched)
\end{tabular} \\
\hline PAGE_WRITE & \begin{tabular}{l} 
Enable writes to the selected advanced features dedicated page. \({ }^{(1)}\) \\
Default value: 0 \\
(1: enable; 0: disable)
\end{tabular} \\
\hline PAGE_READ & \begin{tabular}{l} 
Enable reads from the selected advanced features dedicated page. \({ }^{(1)}\) \\
Default value: 0 \\
\((1:\) enable; 0: disable)
\end{tabular} \\
\hline
\end{tabular}
1. Page selected by PAGE_SEL[3:0] in PAGE_SEL (02h) register.
11.16 EMB_FUNC_FIFO_CFG (44h)

Embedded functions batching configuration register (r/w)

Table 203. EMB_FUNC_FIFO_CFG register
\begin{tabular}{|l|c|l|l|l|l|l|l|}
\hline \(0^{(1)}\) & \begin{tabular}{c} 
PEDO_- \\
FIFO_EN
\end{tabular} & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 204. EMB_FUNC_FIFO_CFG register description
\begin{tabular}{|l|l}
\hline PEDO_FIFO_EN & Enable FIFO batching of step counter values. Default value: 0
\end{tabular}

LSM6DSO

\subsection*{11.17 FSM_ENABLE_A (46h) \\ FSM enable register (r/w)}

Table 205. FSM_ENABLE_A register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline FSM8_EN & FSM7_EN & FSM6_EN & FSM5_EN & FSM4_EN & FSM3_EN & FSM2_EN & FSM1_EN \\
\hline
\end{tabular}

Table 206. FSM_ENABLE_A register description
\begin{tabular}{|l|l|}
\hline FSM8_EN & FSM8 enable. Default value: 0 (0: FSM8 disabled; 1: FSM8 enabled) \\
\hline FSM7_EN & FSM7 enable. Default value: 0 (0: FSM7 disabled; 1: FSM7 enabled) \\
\hline FSM6_EN & FSM6 enable. Default value: 0 (0: FSM6 disabled; 1: FSM6 enabled) \\
\hline FSM5_EN & FSM5 enable. Default value: 0 (0: FSM5 disabled; 1: FSM5 enabled) \\
\hline FSM4_EN & FSM4 enable. Default value: 0 (0: FSM4 disabled; 1: FSM4 enabled) \\
\hline FSM3_EN & FSM3 enable. Default value: 0 (0: FSM3 disabled; 1: FSM3 enabled) \\
\hline FSM2_EN & FSM2 enable. Default value: \(0(0:\) FSM2 disabled; 1: FSM2 enabled) \\
\hline FSM1_EN & FSM1 enable. Default value: \(0(0:\) FSM1 disabled; 1: FSM1 enabled) \\
\hline
\end{tabular}

FSM_ENABLE_B (47h)
FSM enable register (r/w)

Table 207. FSM_ENABLE_B register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline FSM16_EN & FSM15_EN & FSM14_EN & FSM13_EN & FSM12_EN & FSM11_EN & FSM10_EN & SM9_EN \\
\hline
\end{tabular}

Table 208. FSM_ENABLE_B register description
\begin{tabular}{|l|l|}
\hline FSM16_EN & FSM16 enable. Default value: 0 (0: FSM16 disabled; 1: FSM16 enabled) \\
\hline FSM15_EN & FSM15 enable. Default value: 0 (0: FSM15 disabled; 1: FSM15 enabled) \\
\hline FSM14_EN & FSM14 enable. Default value: 0 (0: FSM14 disabled; 1: FSM14 enabled) \\
\hline FSM13_EN & FSM13 enable. Default value: 0 (0: FSM13 disabled; 1: FSM13 enabled) \\
\hline FSM12_EN & FSM12 enable. Default value: 0 (0: FSM12 disabled; 1: FSM12 enabled) \\
\hline FSM11_EN & FSM11 enable. Default value: 0 (0: FSM11 disabled; 1: FSM11 enabled) \\
\hline FSM10_EN & FSM10 enable. Default value: 0 (0: FSM10 disabled; 1: FSM10 enabled) \\
\hline FSM9_EN & FSM9 enable. Default value: 0 (0: FSM9 disabled; 1: FSM9 enabled) \\
\hline
\end{tabular}

\subsection*{11.19 FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h)}

FSM long counter status register (r/w)
Long counter value is an unsigned integer value (16-bit format); this value can be reset using the LC_CLEAR bit in FSM_LONG_COUNTER_CLEAR (4Ah) register.

Table 209. FSM_LONG_COUNTER_L register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline FSM_LC_7 & FSM_LC_6 & FSM_LC_5 & FSM_LC_4 & FSM_LC_3 & FSM_LC_2 & FSM_LC_1 & FSM_LC_0 \\
\hline
\end{tabular}

Table 210. FSM_LONG_COUNTER_L register description
\begin{tabular}{|l|l|}
\hline FSM_LC_[7:0] & Long counter current value (LSbyte). Default value: 00000000 \\
\hline
\end{tabular}

Table 211. FSM_LONG_COUNTER_H register
\begin{tabular}{l|l|l|l|l|l|l|l} 
FSM_LC_15 & FSM_LC_14 & FSM_LC_13 & FSM_LC_12 & FSM_LC_11 & FSM_LC_10 & FSM_LC_9 & FSM_LC_8
\end{tabular}

Table 212. FSM_LONG_COUNTER_H register description
FSM_LC_[15:8] \(\quad\) Long counter current value (MSbyte). Default value: 00000000
11.20 FSM_LONG_COUNTER_CLEAR (4Ah)

FSM long counter reset register (r/w)

Table 213. FSM_LONG_COUNTER_CLEAR register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \begin{tabular}{l} 
FSM_LC \\
CLEARED
\end{tabular} & \begin{tabular}{c} 
FSM_LC_ \\
CLEAR
\end{tabular} \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 214. FSM_LONG_COUNTER_CLEAR register description
\begin{tabular}{|l|l|}
\hline FSM_LC_CLEARED & This read-only bit is automatically set to 1 when the long counter reset is done. Default value: 0 \\
\hline FSM_LC_CLEAR & Clear FSM long counter value. Default value: 0 \\
\hline
\end{tabular}

\subsection*{11.21 FSM_OUTS1 (4Ch)}

FSM1 output register (r)

Table 215. FSM_OUTS1 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 216. FSM_OUTS1 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM1 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM1 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM1 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM1 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM1 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM1 output: negative event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM1 output: positive event detected on the vector. \\
(0: event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM1 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.22 \\ FSM_OUTS2 (4Dh)}

FSM2 output register (r)

Table 217. FSM_OUTS2 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 218. FSM_OUTS2 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM2 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM2 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM2 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM2 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM2 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM2 output: negative event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM2 output: positive event detected on the vector. \\
(0: event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM2 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.23 FSM_OUTS3 (4Eh)}

FSM3 output register (r)

Table 219. FSM_OUTS3 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 220. FSM_OUTS3 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM3 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM3 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM3 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM3 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM3 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM3 output: negative event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM3 output: positive event detected on the vector. \\
(0: event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM3 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.24 FSM_OUTS4 (4Fh)}

FSM4 output register (r)

Table 221. FSM_OUTS4 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 222. FSM_OUTS4 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM4 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM4 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM4 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM4 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM4 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM4 output: negative event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM4 output: positive event detected on the vector. \\
(0: event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM4 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.25 FSM_OUTS5 (50h)}

FSM5 output register (r)

Table 223. FSM_OUTS5 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 224. FSM_OUTS5 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM5 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM5 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM5 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM5 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM5 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM5 output: negative event detected on the Z-axis. \\
(0: event not detected; \(1:\) event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM5 output: positive event detected on the vector. \\
(0: event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM5 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.26 \\ FSM_OUTS6 (51h)}

FSM6 output register (r)

Table 225. FSM_OUTS6 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 226. FSM_OUTS6 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM6 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM6 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM6 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM6 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM6 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM6 output: negative event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM6 output: positive event detected on the vector. \\
(0: event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM6 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.27 FSM_OUTS7 (52h)}

FSM7 output register (r)

Table 227. FSM_OUTS7 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 228. FSM_OUTS7 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM7 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM7 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM7 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM7 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM7 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM7 output: negative event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM7 output: positive event detected on the vector. \\
(0: event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM7 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.28 \\ FSM_OUTS8 (53h)}

FSM8 output register (r)

Table 229. FSM_OUTS8 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 230. FSM_OUTS8 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM8 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM8 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM8 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM8 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM8 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM8 output: negative event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM8 output: positive event detected on the vector. \\
(0: event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM8 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.29 \\ FSM_OUTS9 (54h)}

FSM9 output register (r)

Table 231. FSM_OUTS9 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 232. FSM_OUTS9 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM9 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM9 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM9 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM9 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM9 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM9 output: negative event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM9 output: positive event detected on the vector. \\
(0: event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM9 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

FSM_OUTS10 (55h)
FSM10 output register (r)

Table 233. FSM_OUTS10 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 234. FSM_OUTS10 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM10 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM10 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM10 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM10 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM10 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM10 output: negative event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM10 output: positive event detected on the vector. \\
(0: event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM10 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.31 FSM_OUTS11 (56h) \\ FSM11 output register (r)}

Table 235. FSM_OUTS11 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 236. FSM_OUTS11 register description
\begin{tabular}{|c|c|}
\hline P_X & FSM11 output: positive event detected on the X-axis. (0: event not detected; 1: event detected) \\
\hline N_X & FSM11 output: negative event detected on the X-axis. ( 0 : event not detected; 1 : event detected) \\
\hline P_Y & \begin{tabular}{l}
FSM11 output: positive event detected on the Y -axis. \\
( 0 : event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & FSM11 output: negative event detected on the Y -axis. (0: event not detected; 1: event detected) \\
\hline P_Z & \begin{tabular}{l}
FSM11 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & FSM11 output: negative event detected on the Z-axis. (0: event not detected; 1: event detected) \\
\hline P_V & \begin{tabular}{l}
FSM11 output: positive event detected on the vector. \\
(0: event not detected; 1 : event detected
\end{tabular} \\
\hline N_V & FSM11 output: negative event detected on the vector. ( 0 : event not detected; 1 : event detected) \\
\hline
\end{tabular}

FSM_OUTS12 (57h)
FSM12 output register (r)

Table 237. FSM_OUTS12 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 238. FSM_OUTS12 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM12 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM12 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM12 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM12 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM12 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM12 output: negative event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM12 output: positive event detected on the vector. \\
(0: event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM12 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

FSM_OUTS13 (58h)
FSM13 output register (r)

Table 239. FSM_OUTS13 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 240. FSM_OUTS13 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM13 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM13 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM13 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM13 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM13 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM13 output: negative event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM13 output: positive event detected on the vector. \\
(0: event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM13 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

FSM_OUTS14 (59h)
FSM14 output register (r)

Table 241. FSM_OUTS14 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 242. FSM_OUTS14 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM14 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM14 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM14 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM14 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM14 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM14 output: negative event detected on the Z-axis. \\
\((0:\) event not detected; 1: event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM14 output: positive event detected on the vector. \\
\((0:\) event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM14 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.35 \\ FSM_OUTS15 (5Ah)}

FSM15 output register (r)

Table 243. FSM_OUTS15 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 244. FSM_OUTS15 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM15 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM15 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM15 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM15 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM15 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM15 output: negative event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM15 output: positive event detected on the vector. \\
\((0:\) event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM15 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.36 FSM_OUTS16 (5Bh) \\ FSM16 output register (r)}

Table 245. FSM_OUTS16 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline P_X & N_X & P_Y & N_Y & P_Z & N_Z & P_V & N_V \\
\hline
\end{tabular}

Table 246. FSM_OUTS16 register description
\begin{tabular}{|l|l|}
\hline P_X & \begin{tabular}{l} 
FSM16 output: positive event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_X & \begin{tabular}{l} 
FSM16 output: negative event detected on the X-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Y & \begin{tabular}{l} 
FSM16 output: positive event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Y & \begin{tabular}{l} 
FSM16 output: negative event detected on the Y-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline P_Z & \begin{tabular}{l} 
FSM16 output: positive event detected on the Z-axis. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline N_Z & \begin{tabular}{l} 
FSM16 output: negative event detected on the Z-axis. \\
\((0:\) event not detected; 1: event detected)
\end{tabular} \\
\hline P_V & \begin{tabular}{l} 
FSM16 output: positive event detected on the vector. \\
\((0:\) event not detected; 1: event detected
\end{tabular} \\
\hline N_V & \begin{tabular}{l} 
FSM16 output: negative event detected on the vector. \\
(0: event not detected; 1: event detected)
\end{tabular} \\
\hline
\end{tabular}

\section*{EMB_FUNC_ODR_CFG_B (5Fh)}

Finite State Machine output data rate configuration register (r/w)

Table 247. EMB_FUNC_ODR_CFG_B register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline \(0^{(1)}\) & \(1^{(2)}\) & \(0^{(1)}\) & FSM_ODR1 & FSM_ODR0 & \(0^{(1)}\) & \(1^{(2)}\) & \(1^{(2)}\) \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.
2. This bit must be set to '1' for the correct operation of the device.

Table 248. EMB_FUNC_ODR_CFG_B register description
\begin{tabular}{|c|c|}
\hline \multirow{5}{*}{FSM_ODR[1:0]} & Finite State Machine ODR configuration: \\
\hline & (00: 12.5 Hz ; \\
\hline & 01: 26 Hz (default); \\
\hline & 10: 52 Hz ; \\
\hline & 11: 104 Hz ) \\
\hline
\end{tabular}

Table 249. STEP_COUNTER_L register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline STEP_7 & STEP_6 & STEP_5 & STEP_4 & STEP_3 & STEP_2 & STEP_1 & STEP_0 \\
\hline
\end{tabular}

Table 250. STEP_COUNTER_L register description
\begin{tabular}{|l|l|}
\hline STEP_[7:0] & Step counter output (LSbyte) \\
\hline
\end{tabular}

Table 251. STEP_COUNTER_H register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline STEP_15 & STEP_14 & STEP_13 & STEP_12 & STEP_11 & STEP_10 & STEP_9 & STEP_8
\end{tabular}

Table 252. STEP_COUNTER_H register description
\begin{tabular}{l|l|}
\hline STEP_[15:8] & Step counter output (MSbyte) \\
\hline
\end{tabular}

LSM6DSO

\subsection*{11.39 \\ EMB_FUNC_SRC (64h)}

Embedded function source register (r/w)

Table 253. EMB_FUNC_SRC register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
PEDO_RST \\
STEP
\end{tabular} & 0 & \begin{tabular}{c} 
STEP__ \\
DETECTED
\end{tabular} & \begin{tabular}{c} 
STEP_ \\
COUNT_ \\
DELTA_IA
\end{tabular} & \begin{tabular}{c} 
STEP_-_ \\
OVERFLOW
\end{tabular} & \begin{tabular}{c} 
STEPCOUNT \\
ER_BIT_SET
\end{tabular} & 0 & 0 \\
\hline
\end{tabular}

Table 254. EMB_FUNC_SRC register description
\(\left.\begin{array}{|l|l|}\hline \text { PEDO_RST_STEP } & \begin{array}{l}\text { Reset pedometer step counter. Read/write bit. } \\ \text { (0: disabled; 1: enabled) }\end{array} \\ \hline \text { STEP_DETECTED } & \begin{array}{l}\text { Step detector event detection status. Read-only bit. } \\ \text { (0: step detection event not detected; 1: step detection event detected) }\end{array} \\ \hline \text { STEP_COUNT_DELTA_IA } & \begin{array}{l}\text { Pedometer step recognition on delta time status. Read-only bit. } \\ \text { (0: no step recognized during delta time; } \\ 1: \text { at least one step recognized during delta time) }\end{array} \\ \hline \text { STEP_OVERFLOW } & \begin{array}{l}\text { Step counter overflow status. Read-only bit. } \\ \text { (0: step counter value < 2 } 16 ; ~ 1: ~ s t e p ~ c o u n t e r ~ v a l u e ~ r e a c h e d ~\end{array} 2^{16} \text { ) }\end{array}\right]\)

\subsection*{11.40 \\ EMB_FUNC_INIT_A (66h) \\ Embedded functions initialization register (r/w)}

Table 255. EMB_FUNC_INIT_A register
\begin{tabular}{|l|l|c|c|c|c|c|c|}
\hline \(0^{(1)}\) & \(0^{(1)}\) & \begin{tabular}{c} 
SIG_MOT \\
_INIT
\end{tabular} & \begin{tabular}{c} 
TILT \\
_INIT
\end{tabular} & \begin{tabular}{c} 
STEP_DET \\
_INIT
\end{tabular} & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 256. EMB_FUNC_INIT_A register description
\begin{tabular}{|l|l|}
\hline SIG_MOT_INIT & Significant motion detection algorithm initialization request. Default value: 0 \\
\hline TILT_INIT & Tilt algorithm initialization request. Default value: 0 \\
\hline STEP_DET_INIT & \begin{tabular}{l} 
Pedometer step counter/detector algorithm initialization request. \\
Default value: 0
\end{tabular} \\
\hline
\end{tabular}

\subsection*{11.41 EMB_FUNC_INIT_B (67h)}

Embedded functions initialization register (r/w)

Table 257. EMB_FUNC_INIT_B register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \begin{tabular}{c} 
FIFO_-NIT \\
COMPR_IT
\end{tabular} & \(0^{(1)}\) & \(0^{(1)}\) & FSM_INIT \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.

\section*{Table 258. EMB_FUNC_INIT_B register description}
\begin{tabular}{|l|l|}
\hline FIFO_COMPR_INIT & FIFO compression feature initialization request. Default value: 0 \\
\hline FSM_INIT & FSM initialization request. Default value: 0 \\
\hline
\end{tabular}

\section*{12 Embedded advanced features pages}

The table given below provides a list of the registers for the embedded advanced features page 0 . These registers are accessible when PAGE_SEL[3:0] are set to 0000 in PAGE_SEL (02h).

Table 259. Register address map - embedded advanced features page 0
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Name} & \multirow{2}{*}{Type} & \multicolumn{2}{|r|}{Register address} & \multirow{2}{*}{Default} & \multirow{2}{*}{Comment} \\
\hline & & Hex & Binary & & \\
\hline MAG_SENSITIVITY_L & r/w & BA & 10111010 & 00100100 & \\
\hline MAG_SENSITIVITY_H & r/w & BB & 10111011 & 00010110 & \\
\hline MAG_OFFX_L & r/w & C0 & 11000000 & 00000000 & \\
\hline MAG_OFFX_H & r/w & C1 & 11000001 & 00000000 & \\
\hline MAG_OFFY_L & r/w & C2 & 11000010 & 00000000 & \\
\hline MAG_OFFY_H & r/w & C3 & 11000011 & 0000000 & \\
\hline MAG_OFFZ_L & r/w & C4 & 11000100 & 00000000 & \\
\hline MAG_OFFZ_H & r/w & C5 & 11000101 & 00000000 & \\
\hline MAG_SI_XX_L & r/w & C6 & 11000110 & 0000000 & \\
\hline MAG_SI_XX_H & r/w & C7 & 11000111 & 00111100 & \\
\hline MAG_SI_XY_L & r/w & C8 & 11001000 & 00000000 & \\
\hline MAG_SI_XY_H & r/w & C9 & 11001001 & 00000000 & \\
\hline MAG_SI_XZ_L & r/w & CA & 11001010 & 00000000 & \\
\hline MAG_SI_XZ_H & r/w & CB & 11001011 & 00000000 & \\
\hline MAG_SI_YY_L & r/w & CC & 11001100 & 00000000 & \\
\hline MAG_SI_YY_H & r/w & CD & 11001101 & 00111100 & \\
\hline MAG_SI_YZ_L & r/w & CE & 11001110 & 00000000 & \\
\hline MAG_SI_YZ_H & r/w & CF & 11001111 & 00000000 & \\
\hline MAG_SI_ZZ_L & r/w & D0 & 11010000 & 00000000 & \\
\hline MAG_SI_ZZ_H & r/w & D1 & 11010001 & 00111100 & \\
\hline MAG_CFG_A & r/w & D4 & 11010100 & 00000101 & \\
\hline MAG_CFG_B & r/w & D5 & 11010101 & 00000010 & \\
\hline
\end{tabular}

The table given below provides a list of the registers for the embedded advanced features page 1. These registers are accessible when PAGE_SEL[3:0] are set to 0001 in PAGE_SEL (02h).

Table 260. Register address map - embedded advanced features page 1
\begin{tabular}{|l|c|c|c|c|c|}
\hline \multirow{2}{*}{ Name } & \multirow{2}{*}{ Type } & \multicolumn{2}{|c|}{ Register address } & \multirow{2}{*}{ Default } & \multirow{2}{*}{ Comment } \\
\cline { 3 - 4 } & & Hex & Binary & & \\
\hline FSM_LC_TIMEOUT_L & r/w & 7A & 01111010 & 00000000 & \\
\hline FSM_LC_TIMEOUT_H & r/w & 7B & 01111011 & 00000000 & \\
\hline FSM_PROGRAMS & r/w & 7C & 01111100 & 00000000 & \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|}
\hline \multirow{2}{*}{ Name } & \multirow{2}{|c|}{ Type } & \multicolumn{2}{|c|}{ Register address } & \multirow{2}{*}{ Default } & Comment \\
\cline { 3 - 4 } & & Hex & Binary & & 00000000 \\
\hline
\end{tabular}

Registers marked as Reserved must not be changed. Writing to those registers may cause permanent damage to the device.
The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

\section*{Write procedure example:}

Example: write value 06h register at address 84h (PEDO_DEB_STEPS_CONF) in Page 1
1. Write bit FUNC_CFG_EN = 1 in FUNC_CFG_ACCESS (01h)
2. Write bit PAGE_WRITE \(=1\) in PAGE_RW (17h) register
3. Write 0001 in PAGE_SEL[3:0] field of register PAGE_SEL (02h)
4. Write 84 h in PAGE_ADDR register (08h)
5. Write 06h in PAGE_DATA register (09h)
6. Write bit PAGE_WRITE \(=0\) in PAGE_RW (17h) register
7. Write bit FUNC_CFG_EN = 0 in FUNC_CFG_ACCESS (01h)
// Enable access to embedded functions registers
// Select write operation mode
// Select page 1
// Set address
// Set value to be written
// Write operation disabled
// Disable access to embedded functions registers

\section*{Read procedure example:}

Example: read value of register at address 84h (PEDO_DEB_STEPS_CONF) in Page 1
1. Write bit FUNC_CFG_EN = 1 in FUNC_CFG_ACCESS (01h)
2. Write bit PAGE_READ = 1 in PAGE_RW (17h) register
3. Write 0001 in PAGE_SEL[3:0] field of register PAGE_SEL (02h)
4. Write 84 h in PAGE_ADDR register (08h)
5. Read value of PAGE_DATA register (09h)
6. Write bit PAGE_READ \(=0\) in PAGE_RW (17h) register
7. Write bit FUNC_CFG_EN \(=0\) in FUNC_CFG_ACCESS (01h)
// Enable access to embedded functions registers
// Select read operation mode
// Select page 1
// Set address
// Get register value
// Read operation disabled
// Disable access to embedded functions registers

Note: \(\quad\) Steps 1 and 2 of both procedures are intended to be performed at the beginning of the procedure. Steps 6 and 7 of both procedures are intended to be performed at the end of the procedure. If the procedure involves multiple operations, only steps 3, 4 and 5 must be repeated for each operation. If, in particular, the multiple operations involve consecutive registers, only step 5 can be performed.

\section*{13 Embedded advanced features register description}

\subsection*{13.1 Page 0 - Embedded advanced features registers}
13.1.1 MAG_SENSITIVITY_L (BAh) and MAG_SENSITIVITY_H (BBh)

External magnetometer sensitivity value register (r/w) for the Finite State Machine
This register corresponds to the LSB-to-gauss conversion value of the external magnetometer sensor. The register value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).
Default value of MAG_SENS[15:0] is \(0 \times 1624\), corresponding to 0.0015 gauss/LSB.

Table 261. MAG_SENSITIVITY_L register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline MAG_- & MAG_- & MAG_- & MAG_- & MAG_- & MAG_- & MAG_ & MAG_- \\
SENS_7 & SENS_6 & SENS_5 & SENS_4 & SENS_3 & SENS_2 & SENS_1 & SENS_0 \\
\hline
\end{tabular}

Table 262. MAG_SENSITIVITY_L register description
MAG_SENS_[7:0] \(\quad\) External magnetometer sensitivity (LSbyte). Default value: 00100100

Table 263. MAG_SENSITIVITY_H register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline MAG_- & MAG_- & MAG_- & MAG_- & MAG_- & MAG_-10 & MAG_- & MAG_- \\
SENS_15 & SENS_14 & SENS_13 & SENS_12 & SENS_11 & SENS_10 & SENS_9 & SENS_8 \\
\hline
\end{tabular}

Table 264. MAG_SENSITIVITY_H register description
MAG_SENS_[15:8] \(\quad\) External magnetometer sensitivity (MSbyte). Default value: 00010110

\subsection*{13.1.2 MAG_OFFX_L (COh) and MAG_OFFX_H (C1h)}

Offset for X-axis hard-iron compensation register (r/w)
The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF ( S : 1 sign bit; E : 5 exponent bits; \(F\) : 10 fraction bits).

Table 265. MAG_OFFX_L register
MAG_OFFX_7 \(\quad\) MAG_OFFX_6 \(\quad\) MAG_OFFX_5 \(\quad\) MAG_OFFX_4 \(\quad\) MAG_OFFX_3 \(\quad\) MAG_OFFX_2 \(\quad\) MAG_OFFX_1 \(M A G \_O F F X \_0\)

Table 266. MAG_OFFX_L register description
MAG_OFFX_[7:0] Offset for X-axis hard-iron compensation (LSbyte). Default value: 00000000

Table 267. MAG_OFFX_H register
MAG_OFFX_15 \(\quad\) MAG_OFFX_14 \(\quad\) MAG_OFFX_13 \(\quad\) MAG_OFFX_12 \(\quad\) MAG_OFFX_11 \(\quad\) MAG_OFFX_10 \(\quad\) MAG_OFFX_9 \(\quad\) MAG_OFFX_8

Table 268. MAG_OFFX_H register description
\begin{tabular}{|l|l}
\hline MAG_OFFX_[15:8] & Offset for X-axis hard-iron compensation (MSbyte). Default value: 00000000
\end{tabular}
\(\begin{array}{ll}\text { 13.1.3 } & \text { MAG_OFFY_L (C2h) and MAG_OFFY_H (C3h) } \\ \text { Offset for Y-axis hard-iron compensation register (r/w) } \\ \text { The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: } 1 \text { sign bit; E: } 5 \text { exponent } \\ \text { bits; } \mathrm{F}: 10 \text { fraction bits). }\end{array}\)

Table 269. MAG_OFFY_L register
MAG_OFFY_7 \(\quad\) MAG_OFFY_6 \(\quad\) MAG_OFFY_5 \(\quad\) MAG_OFFY_4 \(\quad\) MAG_OFFY_3 \(\quad\) MAG_OFFY_2 \(\quad\) MAG_OFFY_1 \(\quad\) MAG_OFFY_0

Table 270. MAG_OFFY_L register description
\begin{tabular}{|l|l|}
\hline MAG_OFFY_[7:0] & Offset for Y-axis hard-iron compensation (LSbyte). Default value: 00000000 \\
\hline
\end{tabular}

Table 271. MAG_OFFY_H register
MAG_OFFY_15 \(\quad\) MAG_OFFY_14 \(\quad\) MAG_OFFY_13 \(\quad\) MAG_OFFY_12 \(\quad\) MAG_OFFY_11 \(\quad\) MAG_OFFY_10 \(\quad\) MAG_OFFY_9 \(\quad\) MAG_OFFY_8

Table 272. MAG_OFFY_H register description
MAG_OFFY_[15:8] Offset for Y-axis hard-iron compensation (MSbyte). Default value: 00000000

\subsection*{13.1.4 MAG_OFFZ_L (C4h) and MAG_OFFZ_H (C5h)}

Offset for Z-axis hard-iron compensation register (r/w)
The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Table 273. MAG_OFFZ_L register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline\(M A G \_O F F Z \_7\) & \(M A G \_O F F Z \_6\) & \(M A G \_O F F Z \_5\) & \(M A G \_O F F Z \_4\) & \(M A G \_O F F Z \_3\) & \(M A G \_O F F Z \_2\) & \(M A G \_O F F Z \_1\) & \(M A G \_O F F Z \_0\)
\end{tabular}

Table 274. MAG_OFFZ_L register description
MAG_OFFZ_[7:0]
Offset for Z-axis hard-iron compensation (LSbyte). Default value: 00000000

Table 275. MAG_OFFZ_H register
MAG_OFFZ_15 \(\quad\) MAG_OFFZ_14 \(\quad\) MAG_OFFZ_13 \(\quad\) MAG_OFFZ_12 \(\quad\) MAG_OFFZ_11 \(\quad\) MAG_OFFZ_10 \(\quad\) MAG_OFFZ_9 \(\quad\) MAG_OFFZ_8

Table 276. MAG_OFFZ_H register description
MAG_OFFZ_[15:8] Offset for Z-axis hard-iron compensation (MSbyte). Default value: 00000000
13.1.5 MAG_SI_XX_L (C6h) and MAG_SI_XX_H (C7h)

Soft-iron ( \(3 \times 3\) symmetric) matrix correction register (r/w)
The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; \(F\) : 10 fraction bits).

Table 277. MAG_SI_XX_L register
```

MAG_SI_XX_7 MAG_SI_XX_6 MAG_SI_XX_5 MAG_SI_XX_4 MAG_SI_XX_3

```

Table 278. MAG_SI_XX_L register description
MAG_SI_XX_[7:0] \(\quad\) Soft-iron correction row1 col1 coefficient (LSbyte). Default value: 00000000

Table 279. MAG_SI_XX_H register
MAG_SI_XX_15 \(\quad\) MAG_SI_XX_14 \(\quad\) MAG_SI_XX_13 \(\quad\) MAG_SI_XX_12 \(\quad\) MAG_SI_XX_11 \(\quad\) MAG_SI_XX_10 \(\quad\) MAG_SI_XX_9 \(\quad\) MAG_SI_XX_8

Table 280. MAG_SI_XX_H register description

\subsection*{13.1.6 MAG_SI_XY_L (C8h) and MAG_SI_XY_H (C9h)}

Soft-iron ( \(3 \times 3\) symmetric) matrix correction register (r/w)
The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; \(F\) : 10 fraction bits).

Table 281. MAG_SI_XY_L register
MAG_SI_XY_7 \(\quad\) MAG_SI_XY_6 \(\quad\) MAG_SI_XY_5 \(\quad\) MAG_SI_XY_4 \(\quad\) MAG_SI_XY_3 \(\quad\) MAG_SI_XY_2 \(\quad\) MAG_SI_XY_1 MAG_SI_XY_0

Table 282. MAG_SI_XY_L register description
MAG_SI_XY_[7:0] Soft-iron correction row1 col2 (and row2 col1) coefficient (LSbyte). Default value: 00000000

Table 283. MAG_SI_XY_H register
MAG_SI_XY_15 \(\quad\) MAG_SI_XY_14 \(\quad\) MAG_SI_XY_13 \(\quad\) MAG_SI_XY_12 \(\quad\) MAG_SI_XY_11 \(\begin{array}{ll}\text { MAG_SI_XY_10 } & \text { MAG_SI_XY_9 }\end{array}\) MAG_SI_XY_8

Table 284. MAG_SI_XY_H register description
MAG_SI_XY_[15:8] Soft-iron correction row1 col2 (and row2 col1) coefficient (MSbyte). Default value: 00000000

\subsection*{13.1.7 MAG_SI_XZ_L (CAh) and MAG_SI_XZ_H (CBh)}

Soft-iron ( \(3 \times 3\) symmetric) matrix correction register (r/w)
The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Table 285. MAG_SI_XZ_L register
```

MAG_SI_XZ_7 MAG_SI_XZ_6 MAG_SI_XZ_5 MAG_SI_XZ_4

```

Table 286. MAG_SI_XZ_L register description
MAG_SI_XZ_[7:0] Soft-iron correction row1 col3 (and row3 col1) coefficient (LSbyte). Default value: 00000000

Table 287. MAG_SI_XZ_H register
```

MAG_SI_XZ_15 MAG_SI_XZ_14

```

Table 288. MAG_SI_XZ_H register description
MAG_SI_XZ_[15:8] Soft-iron correction row1 col3 (and row3 col1) coefficient (MSbyte). Default value: 00000000

\subsection*{13.1.8 MAG_SI_YY_L (CCh) and MAG_SI_YY_H (CDh)}

Soft-iron ( \(3 \times 3\) symmetric) matrix correction register (r/w)
The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF ( S : 1 sign bit; E : 5 exponent bits; \(F\) : 10 fraction bits).

Table 289. MAG_SI_YY_L register
```

MAG_SI_YY_7 MAG_SI_YY_6 MAG_SI_YY_5 MAG_SI_YY_4 MAG_SI_YY_3 MAG_SI_YY_2 MAG_SI_YY_1 MAG_SI_YY_0

```

Table 290. MAG_SI_YY_L register description
MAG_SI_YY_[7:0] \(\quad\) Soft-iron correction row2 col2 coefficient (LSbyte). Default value: 00000000

Table 291. MAG_SI_YY_H register
MAG_SI_YY_15 \(\quad\) MAG_SI_YY_14 \(\quad\) MAG_SI_YY_13 \(\quad\) MAG_SI_YY_12 \(\quad\) MAG_SI_YY_11 \(\quad\) MAG_SI_YY_10 \(\quad\) MAG_SI_YY_9 \(\quad\) MAG_SI_YY_8

Table 292. MAG_SI_YY_H register description
MAG_SI_YY_[15:8] Soft-iron correction row2 col2 coefficient (MSbyte). Default value: 00111100
\(\begin{array}{ll}\text { 13.1.9 } & \text { MAG_SI_YZ_L (CEh) and MAG_SI_YZ_H (CFh) } \\ \text { Soft-iron ( } 3 \times 3 \text { symmetric) matrix correction register (r/w) } \\ \text { The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: } 1 \text { sign bit; E: } 5 \text { exponent } \\ \text { bits; F: } 10 \text { fraction bits). }\end{array}\)

Table 293. MAG_SI_YZ_L register
```

MAG_SI_YZ_7 MAG_SI_YZ_6 MAG_SI_YZ_5 MAG_SI_YZ_4

```

Table 294. MAG_SI_YZ_L register description
\begin{tabular}{|l|l|}
\hline MAG_SI_YZ_[7:0] & \begin{tabular}{l} 
Soft-iron correction row2 col3 (and row3 col2) coefficient (LSbyte). \\
Default value: 00000000
\end{tabular} \\
\hline
\end{tabular}

Table 295. MAG_SI_YZ_H register
\begin{tabular}{|l|l|l|l|l|l|l|l}
\hline\(M A G_{-} S I \_Y Z \_15\) & \(M A G_{-} S I \_Y Z \_14\) & \(M A G_{-} S I \_Y Z \_13\) & \(M A G_{-} S I \_Y Z \_12\) & \(M A G_{-} S I \_Y Z \_11\) & \(M A G_{-} S I \_Y Z \_10\) & \(M A G_{-} S I_{-} Y Z \_9\) & \(M A G \_S I \_Y Z \_8\)
\end{tabular}

Table 296. MAG_SI_YZ_H register description
\begin{tabular}{|l|l|}
\hline MAG_SI_YZ_[15:8] & \begin{tabular}{l} 
Soft-iron correction row2 col3 (and row3 col2) coefficient (MSbyte). \\
Default value: 00000000
\end{tabular} \\
\hline
\end{tabular}

LSM6DSO

\subsection*{13.1.10 MAG_SI_ZZ_L (D0h) and MAG_SI_ZZ_H (D1h)}

Soft-iron ( \(3 \times 3\) symmetric) matrix correction register (r/w)
The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

Table 297. MAG_SI_ZZ_L register
MAG_SI_ZZ_7 \(\quad\) MAG_SI_ZZ_6 \(\quad\) MAG_SI_ZZ_5 \(\quad\) MAG_SI_ZZ_4 \(\quad\) MAG_SI_ZZ_3 \(\quad\) MAG_SI_ZZ_2 \(\quad\) MAG_SI_ZZ_1 \(M A G_{-}\)SI_ZZ_0

Table 298. MAG_SI_ZZ_L register description
MAG_SI_ZZ_[7:0] Soft-iron correction row3 col3 coefficient (LSbyte). Default value: 00000000

Table 299. MAG_SI_ZZ_H register
MAG_SI_ZZ_15 \(\quad\) MAG_SI_ZZ_14 \(\quad\) MAG_SI_ZZ_13 \(\quad\) MAG_SI_ZZ_12 \(\quad\) MAG_SI_ZZ_11 \(\begin{array}{ll}\text { MAG_SI_ZZ_10 } & \text { MAG_SI_ZZ_9 }\end{array}\) MAG_SI_ZZ_8

Table 300. MAG_SI_ZZ_H register description
MAG_SI_ZZ_[15:8] Soft-iron correction row3 col3 coefficient (MSbyte). Default value: 00111100

\subsection*{13.1.11 MAG_CFG_A (D4h)}

External magnetometer coordinates ( Y and Z axes) rotation register (r/w)

Table 301. MAG_CFG_A register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \(0^{(1)}\) & \[
\begin{gathered}
\text { MAG_Y- } \\
\text { AXIS2 }
\end{gathered}
\] & MAG_Y AXIS1 & MAG_Y AXISO & \(0^{(1)}\) & MAG_Z_
AXIS̄2 & MAG Z AXIS1 & MAG_Z AXISO \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 302. MAG_CFG_A description
\begin{tabular}{|c|c|}
\hline MAG_Y_AXIS[2:0] & \begin{tabular}{l}
Magnetometer Y -axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation)
\[
\begin{aligned}
& \text { (000: } Y=Y ; \text { (default) } \\
& 001: Y=-Y ; \\
& \text { 010: } Y=X ; \\
& \text { 011: } Y=-X ; \\
& \text { 100: } Y=-Z ; \\
& \text { 101: } Y=Z ;
\end{aligned}
\] \\
Others: \(\mathrm{Y}=\mathrm{Y}\) )
\end{tabular} \\
\hline MAG_Z_AXIS[2:0] & \begin{tabular}{l}
Magnetometer Z-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation)
\[
\begin{aligned}
& (000: Z=Y ; \\
& 001: Z=-Y ; \\
& 010: Z=X ; \\
& 011: Z=-X ; \\
& 100: Z=-Z ; \\
& 101: Z=Z ; \text { (default) }
\end{aligned}
\] \\
Others: \(Z=Y\) )
\end{tabular} \\
\hline \multicolumn{2}{|l|}{MAG_CFG_B (D5h)} \\
\hline External magneto & ter coordinates (X-axis) rotation register (r/w). \\
\hline
\end{tabular}

Table 303. MAG_CFG_B register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \begin{tabular}{c} 
MAG_X \\
AXIS2
\end{tabular} & \begin{tabular}{c} 
MAG_X_ \(^{\text {AXIS }}-\)
\end{tabular} & \begin{tabular}{c} 
MAG_X \\
AXIS0
\end{tabular} \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 304. MAG_CFG_B description
\begin{tabular}{|l|l|}
\hline & Magnetometer X-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation) \\
& \((000: \mathrm{X}=\mathrm{Y} ;\) \\
MAG_X_AXIS[2:0] & \(001: \mathrm{X}=-\mathrm{Y} ;\) \\
& \(010: \mathrm{X}=\mathrm{X} ;\) (default) \\
& \(011: \mathrm{X}=-\mathrm{X} ;\) \\
& \(100: \mathrm{X}=-\mathrm{Z} ;\) \\
& \(101: \mathrm{X}=\mathrm{Z} ;\) \\
& Others: \(\mathrm{X}=\mathrm{Y})\) \\
\hline
\end{tabular}

\subsection*{13.2 Page 1 - Embedded advanced features registers}
13.2.1 FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh)

FSM long counter timeout register (r/w)
The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reaches this value, the FSM generates an interrupt.

Table 305. FSM_LC_TIMEOUT_L register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline FSM_LC & FSM_LC_ & FSM_LC_ & FSM_LC_ & FSM_LC_ & FSM_LC_ & FSM_LC_ & FSM_LC_- \\
TIMEOUT7 & TIMEOUT6 & TIMEOUT5 & TIMEOUT4 & TIMEOUT3 & TIMEOUT2 & TIMEOUT1 & TIMEOUT0 \\
\hline
\end{tabular}

Table 306. FSM_LC_TIMEOUT_L register description
```

FSM_LC_TIMEOUT[7:0] FSM long counter timeout value (LSbyte). Default value: 00000000

```

Table 307. FSM_LC_TIMEOUT_H register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline FSM_LC & FSM_LC & FSM_LC & FSM_LC & FSM_LC & FSM_LC_- & FSM_LC_- & FSM_LC_ \\
TIMEOUT15 & TIMEOUT14 & TIMEOUT13 & TIMEOUT12 & TIMEOUT11 & TIMEOUT10 & TIMEOUT9 & TIMEOUT8 \\
\hline
\end{tabular}

Table 308. FSM_LC_TIMEOUT_H register description \begin{tabular}{l|l} 
FSM_LC_TIMEOUT[15:8] & FSM long counter timeout value (MSbyte). Default value: 00000000
\end{tabular}

FSM_PROGRAMS (7Ch)
FSM number of programs register (r/w)

Table 309. FSM_PROGRAMS register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline FSM_N PROG7 & \[
\begin{aligned}
& \text { FSM_N- } \\
& \text { PROG- }
\end{aligned}
\] & \[
\begin{aligned}
& \text { FSM_N } \\
& \text { PROG5 }
\end{aligned}
\] & FSM N PROG4 & FSM N PROG3 & \[
\begin{aligned}
& \text { FSM_N_ } \\
& \text { PROG2 }
\end{aligned}
\] & FSM_N PROG1 & \[
\begin{aligned}
& \text { FSM_N- } \\
& \text { PROG- }
\end{aligned}
\] \\
\hline
\end{tabular}

Table 310. FSM_PROGRAMS register description
\begin{tabular}{|l|l} 
FSM_N_PROG[7:0] & \begin{tabular}{l} 
Number of FSM programs; must be less than or equal to 16. \\
Default value: 00000000
\end{tabular}
\end{tabular}
13.2.3 FSM_START_ADD_L (7Eh) and FSM_START_ADD_H (7Fh)

FSM start address register (r/w). First available address is 0x033C.

Table 311. FSM_START_ADD_L register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline FSM & FSM & FSM & FSM & FSM & FSM & FSM & FSM \\
START7 & START6 & START5 & START4 & START3 & START2 & START1 & START0 \\
\hline
\end{tabular}

Table 312. FSM_START_ADD_L register description
\begin{tabular}{|l|l|}
\hline FSM_START[7:0] & FSM start address value (LSbyte). Default value: 00000000 \\
\hline
\end{tabular}

Table 313. FSM_START_ADD_H register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline FSM & FSM & FSM & FSM & FSM & FSM & FSM & FSM \\
START15 & START14 & START13 & START12 & START11 & START10 & START9 & START8 \\
\hline
\end{tabular}

Table 314. FSM_START_ADD_H register description
\begin{tabular}{|l|l|}
\hline FSM_START[15:8] & FSM start address value (MSbyte). Default value: 00000000 \\
\hline
\end{tabular}

\subsection*{13.2.4 PEDO_CMD_REG (83h)}

Pedometer configuration register (r/w)

Table 315. PEDO_CMD_REG register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \[
\begin{aligned}
& \text { CARRY_- } \\
& \text { COUNT_EN }
\end{aligned}
\] & FP_ REJECTION EN & \(0^{(1)}\) & \[
\begin{gathered}
\text { AD_- } \\
\text { DET_EN }
\end{gathered}
\] \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.

\section*{Table 316. PEDO_CMD_REG register description}
\begin{tabular}{|l|l|}
\hline CARRY_COUNT_EN & Set when user wants to generate interrupt only on count overflow event. \\
\hline FP_REJECTION_EN \(^{(1)}\) & Enables the false-positive rejection feature. \\
\hline AD_DET_EN \(^{(2)}\) & Enables the advanced detection feature. \\
\hline
\end{tabular}
1. This bit is effective if the PEDO_ADV_EN bit of EMB_FUNC_EN_B (05h) is set to 1 .
2. This bit is effective if both the FP_REJECTION_EN bit in PEDO_CMD_REG (83h) register and the PEDO_ADV_EN bit of EMB_FUNC_EN_B (05h) are set to 1 .

\subsection*{13.2.5 PEDO_DEB_STEPS_CONF (84h)}

Pedometer debounce configuration register (r/w)

Table 317. PEDO_DEB_STEPS_CONF register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline DEB & DEB & DEB & DEB & DEB & DEB & DEB & DEB \\
STEP7 & STEP6 & STEP5 & STEP4 & STEP3 & STEP2 & STEP1 & STEP0 \\
\hline
\end{tabular}

Table 318. PEDO_DEB_STEPS_CONF register description
\begin{tabular}{l|l} 
DEB_STEP[7:0] & \begin{tabular}{l} 
Debounce threshold. Minimum number of steps to increment the step counter (debounce). \\
Default value: 00001010
\end{tabular}
\end{tabular}

PEDO_SC_DELTAT_L (D0h) \& PEDO_SC_DELTAT_H (D1h)
Time period register for step detection on delta time (r/w)

Table 319. PEDO_SC_DELTAT_L register
\begin{tabular}{l|l|l|l|l|l|l|l|}
\hline PD_SC_7 & PD_SC_6 & PD_SC_5 & PD_SC_4 & PD_SC_3 & PD_SC_2 & PD_SC_1 & PD_SC_0
\end{tabular}

Table 320. PEDO_SC_DELTAT_H register
\begin{tabular}{|l|l|l|l|l|l|l|l}
\hline\(P D \_S C \_15\) & \(P D \_S C \_14\) & \(P D \_S C \_13\) & \(P D \_S C \_12\) & \(P D \_S C \_11\) & \(P D \_S C \_10\) & \(P D \_S C \_9\) & \(P D \_S C \_8\)
\end{tabular}

Table 321. PEDO_SC_DELTAT_H/L register description
\begin{tabular}{|l|l|}
\hline PD_SC_[15:0] & Time period value \((1 \mathrm{LSB}=6.4 \mathrm{~ms})\) \\
\hline
\end{tabular}

LSM6DSO

\section*{14 Sensor hub register mapping}

The table given below provides a list of the registers for the sensor hub functions available in the device and the corresponding addresses. The sensor hub registers are accessible when bit SHUB_REG_ACCESS is set to ' 1 ' in FUNC_CFG_ACCESS (01h).

Table 322. Register address map - sensor hub registers
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Name} & \multirow[b]{2}{*}{Type} & \multicolumn{2}{|r|}{Register address} & \multirow{2}{*}{Default} & \multirow{2}{*}{Comment} \\
\hline & & Hex & Binary & & \\
\hline SENSOR_HUB_1 & r & 02 & 00000010 & output & \\
\hline SENSOR_HUB_2 & r & 03 & 00000011 & output & \\
\hline SENSOR_HUB_3 & r & 04 & 00000100 & output & \\
\hline SENSOR_HUB_4 & r & 05 & 00000101 & output & \\
\hline SENSOR_HUB_5 & r & 06 & 00000110 & output & \\
\hline SENSOR_HUB_6 & r & 07 & 00000111 & output & \\
\hline SENSOR_HUB_7 & \(r\) & 08 & 00001000 & output & \\
\hline SENSOR_HUB_8 & r & 09 & 00001001 & output & \\
\hline SENSOR_HUB_9 & r & OA & 00001010 & output & \\
\hline SENSOR_HUB_10 & r & OB & 00001011 & output & \\
\hline SENSOR_HUB_11 & r & OC & 00001100 & output & \\
\hline SENSOR_HUB_12 & r & OD & 00001101 & output & \\
\hline SENSOR_HUB_13 & \(r\) & OE & 00001110 & output & \\
\hline SENSOR_HUB_14 & r & OF & 00001111 & output & \\
\hline SENSOR_HUB_15 & \(r\) & 10 & 00010000 & output & \\
\hline SENSOR_HUB_16 & \(r\) & 11 & 00010001 & output & \\
\hline SENSOR_HUB_17 & r & 12 & 00010010 & output & \\
\hline SENSOR_HUB_18 & r & 13 & 00010011 & output & \\
\hline MASTER_CONFIG & rw & 14 & 00010100 & 00000000 & \\
\hline SLVO_ADD & rw & 15 & 00010101 & 00000000 & \\
\hline SLVO_SUBADD & rw & 16 & 00010110 & 00000000 & \\
\hline SLVO_CONFIG & rw & 17 & 00010111 & 00000000 & \\
\hline SLV1_ADD & rw & 18 & 00011000 & 00000000 & \\
\hline SLV1_SUBADD & rw & 19 & 00011001 & 00000000 & \\
\hline SLV1_CONFIG & rw & 1A & 00011010 & 00000000 & \\
\hline SLV2_ADD & rw & 1 B & 00011011 & 00000000 & \\
\hline SLV2_SUBADD & rw & 1 C & 00011100 & 00000000 & \\
\hline SLV2_CONFIG & rw & 1D & 00011101 & 00000000 & \\
\hline SLV3_ADD & rw & 1 E & 00011110 & 00000000 & \\
\hline SLV3_SUBADD & rw & 1 F & 00011111 & 00000000 & \\
\hline SLV3_CONFIG & rw & 20 & 00100000 & 00000000 & \\
\hline DATAWRITE_SLVO & rw & 21 & 00100001 & 00000000 & \\
\hline StATUS_MASTER & r & 22 & 00100010 & output & \\
\hline
\end{tabular}

Registers marked as Reserved must not be changed. Writing to those registers may cause permanent damage to the device.
The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

\section*{15 Sensor hub register description}

\subsection*{15.1 SENSOR_HUB_1 (02h)}

Sensor hub output register (r)
First byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 323. SENSOR_HUB_1 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor \\
Hub1_7 & Hub1_6 & Hub1_5 & Hub1_4 & Hub1_3 & Hub1_2 & Hub1_1 & Hub1_0 \\
\hline
\end{tabular}

Table 324. SENSOR_HUB_1 register description
\begin{tabular}{l|l} 
SensorHub1[7:0] & First byte associated to external sensors
\end{tabular}

\subsection*{15.2 SENSOR_HUB_2 (03h)}

Sensor hub output register (r)
Second byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 325. SENSOR_HUB_2 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor \\
Hub2_7 & Hub2_6 & Hub2_5 & Hub2_4 & Hub2_3 & Hub2_2 & Hub2_1 & Hub2_0 \\
\hline
\end{tabular}

Table 326. SENSOR_HUB_2 register description
SensorHub2[7:0]
Second byte associated to external sensors

\subsection*{15.3 SENSOR_HUB_3 (04h)}

Sensor hub output register (r)
Third byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 327. SENSOR_HUB_3 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor \\
Hub3_7 & Hub3_6 & Hub3_5 & Hub3_4 & Hub3_3 & Hub3_2 & Hub3_1 & Hub3_0 \\
\hline
\end{tabular}

Table 328. SENSOR_HUB_3 register description
\begin{tabular}{|l|l} 
SensorHub3[7:0] & Third byte associated to external sensors
\end{tabular}

\subsection*{15.4 SENSOR_HUB_4 (05h)}

Sensor hub output register (r)
Fourth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 329. SENSOR_HUB_4 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor \\
Hub4_7 & Hub4_6 & Hub4_5 & Hub4_4 & Hub4_3 & Hub4_2 & Hub4_1 & Hub4_0 \\
\hline
\end{tabular}

Table 330. SENSOR_HUB_4 register description
\begin{tabular}{|l|l|}
\hline SensorHub4[7:0] & Fourth byte associated to external sensors \\
\hline
\end{tabular}
15.5 SENSOR_HUB_5 (06h)

Sensor hub output register (r)
Fifth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 331. SENSOR_HUB_5 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor \\
Hub5_7 & Hub5_6 & Hub5_5 & Hub5_4 & Hub5_3 & Hub5_2 & Hub5_1 & Hub5_0 \\
\hline
\end{tabular}

Table 332. SENSOR_HUB_5 register description
\begin{tabular}{|l|l|}
\hline SensorHub5[7:0] & Fifth byte associated to external sensors \\
\hline
\end{tabular}
15.6 SENSOR_HUB_6 (07h)

Sensor hub output register (r)
Sixth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 333. SENSOR_HUB_6 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Sensor \\
Hub6_7
\end{tabular} & \begin{tabular}{l}
Sensor \\
Hub6_6
\end{tabular} & Sensor Hub6_5 & \begin{tabular}{l}
Sensor \\
Hub6_4
\end{tabular} & \begin{tabular}{l}
Sensor \\
Hub6_3
\end{tabular} & \begin{tabular}{l}
Sensor \\
Hub6_2
\end{tabular} & \begin{tabular}{l}
Sensor \\
Hub6_1
\end{tabular} & \begin{tabular}{l}
Sensor \\
Hub6_0
\end{tabular} \\
\hline
\end{tabular}

Table 334. SENSOR_HUB_6 register description
\begin{tabular}{|l|l} 
SensorHub6[7:0] & Sixth byte associated to external sensors
\end{tabular}

\subsection*{15.7 SENSOR_HUB_7 (08h)}

Sensor hub output register (r)
Seventh byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 335. SENSOR_HUB_7 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor \\
Hub7_7 & Hub7_6 & Hub7_5 & Hub7_4 & Hub7_3 & Hub7_2 & Hub7_1 & Hub7_0 \\
\hline
\end{tabular}

Table 336. SENSOR_HUB_7 register description
\begin{tabular}{|l|l}
\hline SensorHub7[7:0] & Seventh byte associated to external sensors
\end{tabular}
15.8 SENSOR_HUB_8 (09h)

Sensor hub output register (r)
Eighth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 337. SENSOR_HUB_8 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor \\
Hub8_7 & Hub8_6 & Hub8_5 & Hub8_4 & Hub8_3 & Hub8_2 & Hub8_1 & Hub8_0 \\
\hline
\end{tabular}

Table 338. SENSOR_HUB_8 register description
\begin{tabular}{|l|l}
\hline SensorHub8[7:0] & Eighth byte associated to external sensors
\end{tabular}
15.9 SENSOR_HUB_9 (OAh)

Sensor hub output register (r)
Ninth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 339. SENSOR_HUB_9 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor \\
Hub9_7 & Hub9_6 & Hub9_5 & Hub9_4 & Hub9_3 & Hub9_2 & Hub9_1 & Hub9_0 \\
\hline
\end{tabular}

Table 340. SENSOR_HUB_9 register description

\footnotetext{
SensorHub9[7:0]
Ninth byte associated to external sensors
}

\subsection*{15.10 SENSOR_HUB_10 (0Bh)}

Sensor hub output register (r)
Tenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 341. SENSOR_HUB_10 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Sensor \\
Hub10_7 & Sensor & Hub10_6 & Sensor \\
Hub10_5 & \begin{tabular}{c} 
Sensor \\
Hub10_4
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub10_3
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub10_2
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub10_1
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub10_0
\end{tabular} \\
\hline
\end{tabular}

Table 342. SENSOR_HUB_10 register description
\begin{tabular}{l|l|} 
SensorHub10[7:0] & Tenth byte associated to external sensors \\
\hline
\end{tabular}
15.11 SENSOR_HUB_11 (0Ch)

Sensor hub output register (r)
Eleventh byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 343. SENSOR_HUB_11 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Sensor \\
Hub11_7
\end{tabular} & Sensor & Hub11_6 & Sensor \\
Hub11_5 & Sensor & Hub11_4 & Sensor & Hub11_3 & Sensor & Hub11_2 & Sensor \\
Hub11_1 & Sensor \\
Hub11_0 \\
\hline
\end{tabular}

Table 344. SENSOR_HUB_11 register description
\begin{tabular}{|l|l}
\hline SensorHub11[7:0] & Eleventh byte associated to external sensors
\end{tabular}

\subsection*{15.12 SENSOR_HUB_12 (0Dh)}

Sensor hub output register (r)
Twelfth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 345. SENSOR_HUB_12 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor & Sensor \\
Hub12_7 & Hub12_6 & Hub12_5 & Hub12_4 & Hub12_3 & Hub12_2 & Hub12_1 & Hub12_0 \\
\hline
\end{tabular}

Table 346. SENSOR_HUB_12 register description
\begin{tabular}{|l|l|}
\hline SensorHub12[7:0] & Twelfth byte associated to external sensors \\
\hline
\end{tabular}

\subsection*{15.13 SENSOR_HUB_13 (0Eh)}

Sensor hub output register (r)
Thirteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 347. SENSOR_HUB_13 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Sensor \\
Hub13_7 & Sensor & Hub13_6 & Sensor \\
Hub13_5 & \begin{tabular}{c} 
Sensor \\
Hub13_4
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub13_3
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub13_2
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub13_1
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub13_0
\end{tabular} \\
\hline
\end{tabular}

Table 348. SENSOR_HUB_13 register description
\begin{tabular}{|l|l|}
\hline SensorHub13[7:0] & Thirteenth byte associated to external sensors \\
\hline
\end{tabular}
15.14 SENSOR_HUB_14 (0Fh)

Sensor hub output register (r)
Fourteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 349. SENSOR_HUB_14 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Sensor \\
Hub14_7
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub14_6
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub14_5
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub14_4
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub14_3
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub14_2
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub14_1
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub14_0
\end{tabular} \\
\hline
\end{tabular}

Table 350. SENSOR_HUB_14 register description
```

SensorHub14[7:0]
Fourteenth byte associated to external sensors

```
15.15 SENSOR_HUB_15 (10h)

Sensor hub output register (r)
Fifteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 351. SENSOR_HUB_15 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Sensor \\
Hub15_7
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub15_6
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub15_5
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub15_4
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub15_3
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub15_2
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub15_1
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub15_0
\end{tabular} \\
\hline
\end{tabular}

Table 352. SENSOR_HUB_15 register description
\begin{tabular}{l|l} 
SensorHub15[7:0] & Fifteenth byte associated to external sensors
\end{tabular}
15.16

\section*{SENSOR_HUB_16 (11h)}

Sensor hub output register (r)
Sixteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 353. SENSOR_HUB_16 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Sensor \\
Hub16_7
\end{tabular} & Sensor & Hub16_6 & Sensor \\
Hub16_5 & Sensor \\
Hub16_4 & \begin{tabular}{c} 
Sensor \\
Hub16_3
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub16_2
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub16_1
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub16_0
\end{tabular} \\
\hline
\end{tabular}

Table 354. SENSOR_HUB_16 register description
\begin{tabular}{|l|l|}
\hline SensorHub16[7:0] & Sixteenth byte associated to external sensors \\
\hline
\end{tabular}

SENSOR_HUB_17 (12h)
Sensor hub output register (r)
Seventeenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 355. SENSOR_HUB_17 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Sensor \\
Hub17_7
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub17_6
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub17_5
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub17_4
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub17_3
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub17_2
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub17_1
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub17_7
\end{tabular} \\
\hline
\end{tabular}

Table 356. SENSOR_HUB_17 register description
\begin{tabular}{|l|l}
\hline SensorHub17[7:0] & Seventeenth byte associated to external sensors
\end{tabular}

SENSOR_HUB_18 (13h)
Sensor hub output register (r)
Eighteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from \(x=0\) to \(x=3\) ).

Table 357. SENSOR_HUB_17 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Sensor \\
Hub18_7
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub18_6
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub18_5
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub18_4
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub18_3
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub18_2
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub18_1
\end{tabular} & \begin{tabular}{c} 
Sensor \\
Hub18_0
\end{tabular} \\
\hline
\end{tabular}

Table 358. SENSOR_HUB_17 register description
\begin{tabular}{|l|l|}
\hline SensorHub18[7:0] & Eighteenth byte associated to external sensors \\
\hline
\end{tabular}

LSM6DSO

\subsection*{15.19 MASTER_CONFIG (14h) \\ Master configuration register (r/w)}

Table 359. MASTER_CONFIG register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline RST_MASTER
_REGS & WRITE ONCE & START CONFIG & \begin{tabular}{l}
PASS_ \\
THROUGH MODE
\end{tabular} & \[
\begin{aligned}
& \text { SHUB } \\
& \text { PU_EN }
\end{aligned}
\] & MASTER_ON & \begin{tabular}{l}
AUX \\
SENS_ŌN1
\end{tabular} & \[
\begin{gathered}
\text { AUX } \\
\text { SENS_ON0 }
\end{gathered}
\] \\
\hline
\end{tabular}

Table 360. MASTER_CONFIG register description
\begin{tabular}{|c|c|}
\hline RST_MASTER_REGS & Reset Master logic and output registers. Must be set to ' 1 ' and then set it to ' 0 '. Default value: 0 \\
\hline WRITE_ONCE & \begin{tabular}{l}
Slave 0 write operation is performed only at the first sensor hub cycle. Default value: 0 \\
( 0 : write operation for each sensor hub cycle; \\
1: write operation only for the first sensor hub cycle)
\end{tabular} \\
\hline START_CONFIG & \begin{tabular}{l}
Sensor hub trigger signal selection. Default value: 0 \\
( 0 : sensor hub trigger signal is the accelerometer/gyro data-ready; \\
1: sensor hub trigger signal external from INT2 pin)
\end{tabular} \\
\hline PASS_THROUGH_MODE & \begin{tabular}{l}
\(I^{2} \mathrm{C}\) interface pass-through. Default value: 0 \\
(0: pass-through disabled; \\
1: pass-through enabled, main \(I^{2} C\) line is short-circuited with the auxiliary line)
\end{tabular} \\
\hline SHUB_PU_EN & \begin{tabular}{l}
Master \(I^{2} \mathrm{C}\) pull-up enable. Default value: 0 \\
(0: internal pull-up on auxiliary \(I^{2} \mathrm{C}\) line disabled; \\
1: internal pull-up on auxiliary \(I^{2} C\) line enabled)
\end{tabular} \\
\hline MASTER_ON & \begin{tabular}{l}
Sensor hub \(I^{2} \mathrm{C}\) master enable. Default: 0 \\
( 0 : master \(I^{2} \mathrm{C}\) of sensor hub disabled; 1 : master \(\mathrm{I}^{2} \mathrm{C}\) of sensor hub enabled)
\end{tabular} \\
\hline AUX_SENS_ON[1:0] & \begin{tabular}{l}
Number of external sensors to be read by the sensor hub. \\
(00: one sensor (default); \\
01: two sensors; \\
10: three sensors; \\
11: four sensors)
\end{tabular} \\
\hline \multicolumn{2}{|l|}{SLV0_ADD (15h)} \\
\hline
\end{tabular}

Table 361. SLV0_ADD register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
slave0_ \\
add6
\end{tabular} & \begin{tabular}{c} 
slave0_ \\
add5
\end{tabular} & \begin{tabular}{c} 
slave0_ \\
add4
\end{tabular} & \begin{tabular}{c} 
slave0_ \\
add3
\end{tabular} & \begin{tabular}{c} 
slave0_ \(^{\text {add2 }}\)
\end{tabular} & \begin{tabular}{c} 
slave0_ \\
add1
\end{tabular} & \begin{tabular}{c} 
slave0_- \\
add0
\end{tabular} & rw_0 \\
\hline
\end{tabular}

Table 362. SLV_ADD register description
\begin{tabular}{|l|l|}
\hline slave0_add[6:0] & \begin{tabular}{l}
\(I^{2} C\) slave address of Sensor1 that can be read by the sensor hub. \\
Default value: 0000000
\end{tabular} \\
\hline rw_0 & \begin{tabular}{l} 
Read/write operation on Sensor 1. Default value: 0 \\
(0: write operation; 1: read operation)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{15.21 SLV0_SUBADD (16h)}

Address of register on the first external sensor (Sensor 1) register (r/w)

Table 363. SLV0_SUBADD register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
slave0_ \\
reg7
\end{tabular} & \begin{tabular}{c} 
slave0_ \\
reg6
\end{tabular} & \begin{tabular}{c} 
slave0_ \\
reg5
\end{tabular} & \begin{tabular}{c} 
slave0_ \\
reg4
\end{tabular} & \begin{tabular}{c} 
slave0_ \\
reg3
\end{tabular} & \begin{tabular}{c} 
slave0_ \\
reg2
\end{tabular} & \begin{tabular}{c} 
slave0_ \\
reg1
\end{tabular} & \begin{tabular}{c} 
slave0_ \\
reg0
\end{tabular} \\
\hline
\end{tabular}

Table 364. SLV0_SUBADD register description
slave0_reg[7:0]
Address of register on Sensor1 that has to be read/written according to the rw_0 bit value in SLVO_ADD (15h). Default value: 00000000

SLAVE0_CONFIG (17h)
First external sensor (Sensor1) configuration and sensor hub settings register (r/w)

Table 365. SLAVE0_CONFIG register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline SHUB_- & SHUB_ & \(0^{(1)}\) & \(0^{(1)}\) & \begin{tabular}{l} 
BATCH_EXT \\
SENS_0_EN
\end{tabular} & \begin{tabular}{l} 
Slave0_ \\
numop
\end{tabular} & \begin{tabular}{l} 
Slave0_ \\
Oumop
\end{tabular} & \begin{tabular}{l} 
Slave0 \\
Oumop \(\overline{1}\)
\end{tabular} \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 366. SLAVEO_CONFIG register description
\begin{tabular}{|l|l|}
\hline & \begin{tabular}{l} 
Rate at which the master communicates. Default value: 00 \\
(00: 104 Hz (or at the maximum ODR between the accelerometer and gyro if it is less than 104 Hz ); \\
SHUB_ODR_[1:0]
\end{tabular} \\
\hline & \begin{tabular}{l} 
01: 52 Hz (or at the maximum ODR between the accelerometer and gyro if it is less than 52 Hz ); \\
\\
\\
\(10: 126 \mathrm{~Hz}\) (or at the maximum ODR between the accelerometer and gyro if it is less than 26 Hz ); \\
\hline \begin{tabular}{l} 
BATCH_EXT_ (or at the maximum ODR between the accelerometer and gyro if it is less than 12.5 Hz\()\) \\
SENS_0_EN
\end{tabular} \\
\hline Enable FIFO batching data of first slave. Default value: 0 \\
\hline Slave0_numop[2:0]
\end{tabular} \\
\hline
\end{tabular}

SLV1_ADD (18h)
\({ }^{12} \mathrm{C}\) slave address of the second external sensor (Sensor 2) register (r/w)

Table 367. SLV1_ADD register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Slave1_ \\
add6
\end{tabular} & \begin{tabular}{c} 
Slave1_ \\
add5
\end{tabular} & \begin{tabular}{c} 
Slave1_ \\
add4
\end{tabular} & \begin{tabular}{c} 
Slave1_ \\
add3
\end{tabular} & \begin{tabular}{c} 
Slave1_ \\
add2
\end{tabular} & \begin{tabular}{c} 
Slave1_ \\
add1
\end{tabular} & \begin{tabular}{c} 
Slave1_ \\
add0
\end{tabular} & \(r_{-} 1\) \\
\hline
\end{tabular}

Table 368. SLV1_ADD register description
\begin{tabular}{|l|l|}
\hline Slave1_add[6:0] & \begin{tabular}{l}
\(I^{2} C\) slave address of Sensor 2 that can be read by the sensor hub. \\
Default value: 0000000
\end{tabular} \\
\hline r_1 & \begin{tabular}{l} 
Read operation on Sensor 2 enable. Default value: 0 \\
(0: read operation disabled; 1: read operation enabled)
\end{tabular} \\
\hline
\end{tabular}

\subsection*{15.24}
15.26

\section*{SLV1_SUBADD (19h)}

Address of register on the second external sensor (Sensor 2) register (r/w)

Table 369. SLV1_SUBADD register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Slave1_ \\
reg7
\end{tabular} & \begin{tabular}{c} 
Slave1_ \\
reg6
\end{tabular} & \begin{tabular}{c} 
Slave1_ \\
reg5
\end{tabular} & \begin{tabular}{c} 
Slave1_ \\
reg4
\end{tabular} & \begin{tabular}{c} 
Slave1_ \\
reg3
\end{tabular} & \begin{tabular}{c} 
Slave1_ \\
reg2
\end{tabular} & \begin{tabular}{c} 
Slave1_ \\
reg1
\end{tabular} & \begin{tabular}{c} 
Slave1_- \\
reg0
\end{tabular} \\
\hline
\end{tabular}

Table 370. SLV1_SUBADD register description
```

Slave1_reg[7:0]
Address of register on Sensor 2 that has to be read/written according to the r_1 bit value in SLV1_ADD (18h).

```

SLAVE1_CONFIG (1Ah)
Second external sensor (Sensor 2) configuration register (r/w)

Table 371. SLAVE1_CONFIG register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \begin{tabular}{l} 
BATCH_EXT_ \\
SENS_1_EN
\end{tabular} & \begin{tabular}{l} 
Slave1_ \\
numop
\end{tabular} & \begin{tabular}{l} 
Slave1_- \\
numop
\end{tabular} & \begin{tabular}{l} 
Slave1 \\
numop
\end{tabular} \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 372. SLAVE1_CONFIG register description
\begin{tabular}{|l|l|}
\hline BATCH_EXT_SENS_1_EN & Enable FIFO batching data of second slave. Default value: 0 \\
\hline Slave1_numop[2:0] & Number of read operations on Sensor 2. Default value: 000 \\
\hline
\end{tabular}

\section*{SLV2_ADD (1Bh)}
\(1^{2} \mathrm{C}\) slave address of the third external sensor (Sensor 3) register (r/w)

Table 373. SLV2_ADD register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Slave2- \\
add6
\end{tabular} & \begin{tabular}{c} 
Slave2_ \\
add5
\end{tabular} & \begin{tabular}{c} 
Slave2_ \\
add4
\end{tabular} & \begin{tabular}{c} 
Slave2_ \\
add3
\end{tabular} & \begin{tabular}{c} 
Slave2- \\
add2
\end{tabular} & \begin{tabular}{c} 
Slave2_ \\
add1
\end{tabular} & \begin{tabular}{c} 
Slave2_ \\
add0
\end{tabular} & r_2 \\
\hline
\end{tabular}

Table 374. SLV2_ADD register description
\begin{tabular}{|l|l|}
\hline Slave2_add[6:0] & \(I^{2} C\) slave address of Sensor 3 that can be read by the sensor hub. \\
\hline r_2 & \begin{tabular}{l} 
Read operation on Sensor 3 enable. Default value: 0 \\
(0: read operation disabled; 1: read operation enabled)
\end{tabular} \\
\hline
\end{tabular}
15.27
15.29

SLV2_SUBADD (1Ch)
Address of register on the third external sensor (Sensor 3) register (r/w)

Table 375. SLV2_SUBADD register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Slave2_ \\
reg7
\end{tabular} & \begin{tabular}{c} 
Slave2_ \\
reg6
\end{tabular} & \begin{tabular}{c} 
Slave2_ \\
reg5
\end{tabular} & \begin{tabular}{c} 
Slave2_ \\
reg4
\end{tabular} & \begin{tabular}{c} 
Slave2_ \\
reg3
\end{tabular} & \begin{tabular}{c} 
Slave2_ \\
reg2
\end{tabular} & \begin{tabular}{c} 
Slave2_ \\
reg1
\end{tabular} & \begin{tabular}{c} 
Slave2_ \\
reg0
\end{tabular} \\
\hline
\end{tabular}

Table 376. SLV2_SUBADD register description
```

Slave2_reg[7:0]
Address of register on Sensor 3 that has to be read/written according to the r_2 bit value in SLV2_ADD (1Bh).

```

SLAVE2_CONFIG (1Dh)
Third external sensor (Sensor 3) configuration register (r/w)

Table 377. SLAVE2_CONFIG register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \(0^{(1)}\) & \begin{tabular}{c} 
BATCH_EXT \\
SENS_2_EN
\end{tabular} & \begin{tabular}{l} 
Slave2_ \\
numop2
\end{tabular} & \begin{tabular}{l} 
Slave2_ \\
numop1
\end{tabular} & \begin{tabular}{l} 
Slave2 \\
numop \(\overline{4}\)
\end{tabular} \\
\hline
\end{tabular}
1. This bit must be set to ' 0 ' for the correct operation of the device.

Table 378. SLAVE2_CONFIG register description
\begin{tabular}{|l|l|}
\hline BATCH_EXT_SENS_2_EN & Enable FIFO batching data of third slave. Default value: 0 \\
\hline Slave2_numop[2:0] & Number of read operations on Sensor 3. Default value: 000 \\
\hline
\end{tabular}

\section*{SLV3_ADD (1Eh)}
\(I^{2} \mathrm{C}\) slave address of the fourth external sensor (Sensor 4) register (r/w)

Table 379. SLV3_ADD register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Slave3_ \\
add6
\end{tabular} & \begin{tabular}{c} 
Slave3_ \\
add5
\end{tabular} & \begin{tabular}{c} 
Slave3_ \\
add4
\end{tabular} & \begin{tabular}{c} 
Slave3_ \\
add3
\end{tabular} & \begin{tabular}{c} 
Slave3_ \\
add2
\end{tabular} & \begin{tabular}{c} 
Slave3_ \\
add1
\end{tabular} & \begin{tabular}{c} 
Slave3_ \\
add0
\end{tabular} & r_3 \\
\hline
\end{tabular}

Table 380. SLV3_ADD register description
\begin{tabular}{|l|l|}
\hline Slave3_add[6:0] & \(I^{2} C\) slave address of Sensor 4 that can be read by the sensor hub. \\
\hline r_3 & \begin{tabular}{l} 
Read operation on Sensor 4 enable. Default value: 0 \\
\((0:\) read operation disabled; 1: read operation enabled)
\end{tabular} \\
\hline
\end{tabular}
15.30

SLV3_SUBADD (1Fh)
Address of register on the fourth external sensor (Sensor 4) register (r/w)

Table 381. SLV3_SUBADD register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Slave3_ \\
reg7
\end{tabular} & \begin{tabular}{c} 
Slave3_ \\
reg6
\end{tabular} & \begin{tabular}{c} 
Slave3_ \\
reg5
\end{tabular} & \begin{tabular}{c} 
Slave3_ \\
reg4
\end{tabular} & \begin{tabular}{c} 
Slave3_ \\
reg3
\end{tabular} & \begin{tabular}{c} 
Slave3_ \\
reg2
\end{tabular} & \begin{tabular}{c} 
Slave3_ \\
reg1
\end{tabular} & \begin{tabular}{c} 
Slave3_ \\
reg0
\end{tabular} \\
\hline
\end{tabular}

Table 382. SLV3_SUBADD register description
Slave3_reg[7:0] Address of register on Sensor 4 that has to be read according to the r_3 bit value in SLV3_ADD (1Eh).

\section*{2} -

\section*{DATAWRITE_SLV0 (21h)}

Data to be written into the slave device register (r/w)

Table 385. DATAWRITE_SLV0 register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Slave0 dataw7 & Slave0 dataw6 & Slave0 dataw5 & Slave0 dataw4 & Slave0 dataw3 & Slave0 dataw2 & Slave0 dataw1 & Slave0 dataw0 \\
\hline
\end{tabular}

Table 386. DATAWRITE_SLV0 register description
\begin{tabular}{l|l} 
Slave0_dataw[7:0] & \begin{tabular}{l} 
Data to be written into the slave 0 device according to the rw_0 bit in register SLVO_ADD (15h). \\
Default value: 00000000
\end{tabular}
\end{tabular}

\subsection*{15.33 \\ STATUS_MASTER (22h)}

Sensor hub source register (r)

Table 387. STATUS_MASTER register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
WR_ONCE_ \\
DONE
\end{tabular} & \begin{tabular}{c} 
SLAVE3_ \\
NACK
\end{tabular} & \begin{tabular}{c} 
SLAVE2_ \\
NACK
\end{tabular} & \begin{tabular}{c} 
SLAVE1_ \\
NACK
\end{tabular} & \begin{tabular}{c} 
SLAVE0_ \\
NACK
\end{tabular} & 0 & 0 \begin{tabular}{c} 
SENS_HUB \\
_ENDOP
\end{tabular} \\
\hline
\end{tabular}

Table 388. STATUS_MASTER register description
\begin{tabular}{|l|l|}
\hline WR_ONCE_DONE & \begin{tabular}{l} 
When the bit WRITE_ONCE in MASTER_CONFIG (14h) is configured as 1 , this bit is set to 1 when the \\
write operation on slave 0 has been performed and completed. Default value: 0
\end{tabular} \\
\hline SLAVE3_NACK & This bit is set to 1 if Not acknowledge occurs on slave 3 communication. Default value: 0 \\
\hline SLAVE2_NACK & This bit is set to 1 if Not acknowledge occurs on slave 2 communication. Default value: 0 \\
\hline SLAVE1_NACK & This bit is set to 1 if Not acknowledge occurs on slave 1 communication. Default value: 0
\end{tabular}\(|\)\begin{tabular}{ll} 
SLAVE0_NACK & This bit is set to 1 if Not acknowledge occurs on slave 0 communication. Default value: 0 \\
\hline SENS_HUB_ENDOP & \begin{tabular}{l} 
Sensor hub communication status. Default value: 0 \\
(0: sensor hub communication not concluded; \\
1 : sensor hub communication concluded)
\end{tabular} \\
\hline
\end{tabular}

\section*{16 \\ Soldering information}

The LGA package is compliant with the ECOPACK \({ }^{\circledR}\), RoHS and "Green" standard.
It is qualified for soldering heat resistance according to JEDEC J-STD-020.
Land pattern and soldering recommendations are available at www.st.com/mems.

\section*{17 Package information}

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK \({ }^{\circledR}\) packages, depending on their level of environmental compliance. ECOPACK \({ }^{\circledR}\) specifications, grade definitions and product status are available at: www.st.com. ECOPACK \({ }^{\circledR}\) is an ST trademark.

\subsection*{17.1 LGA-14L package information}

Figure 25. LGA-14L \(2.5 \times 3.0 \times 0.86 \mathrm{~mm}\) package outline and mechanical data


Dimensions are in millimeter unless otherwise specified General tolerance is \(+/-0.1 \mathrm{~mm}\) unless otherwise specified

OUTER DIMENSIONS
\begin{tabular}{|c|c|c|}
\hline ITEM & DIMENSION [mm] & TOLERANCE [mm] \\
\hline Length [L] & 2.50 & \(\pm 0.1\) \\
\hline Width [W] & 3.00 & \(\pm 0.1\) \\
\hline Height \([\mathrm{H}]\) & 0.86 & MAX \\
\hline
\end{tabular}

\subsection*{17.2 LGA-14 packing information}

Figure 26. Carrier tape information for LGA-14 package

\begin{tabular}{|c|rr|}
\hline\(A 0\) & 2.80 & \(+/-0.05\) \\
\hline Bo & 3.30 & \(+/-0.05\) \\
\hline\(K o\) & 1.00 & \(+/-0.10\) \\
\hline\(F\) & 5.50 & \(+/-0.05\) \\
\hline\(P_{1}\) & 8.00 & \(+/-0.10\) \\
\hline\(W\) & 12.00 & \(+/-0.30\) \\
\hline
\end{tabular}


Figure 27. LGA-14 package orientation in carrier tape


Figure 28. Reel information for carrier tape of LGA-14 package


Table 389. Reel dimensions for carrier tape of LGA-14 package
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ Reel dimensions (mm) } \\
\hline A (max) & 330 \\
\hline B (min) & 1.5 \\
\hline C & \(13 \pm 0.25\) \\
\hline D (min) & 20.2 \\
\hline N (min) & 60 \\
\hline G & \(12.4+2 /-0\) \\
\hline T (max) & 18.4 \\
\hline
\end{tabular}

\section*{Revision history}

Table 390. Document revision history
\begin{tabular}{|c|c|l|}
\hline Date & Revision & \multicolumn{1}{c|}{ Changes } \\
\hline 22-Aug-2018 & 1 & Initial release \\
\hline 25-Jan-2019 & 2 & \begin{tabular}{l} 
Added product label indicating ST's commitment to sustainable technology \\
Updated LA_TyOff in Table 2. Mechanical characteristics
\end{tabular} \\
\begin{tabular}{l} 
Updated footnotes in Table 4. Temperature sensor characteristics \\
Updated Table 60. Gyroscope LPF1 bandwidth selection \\
Updated EMB_FUNC_ODR_CFG_B (5Fh) \\
Textual update in MAG_SENSITIVITY_L (BAh) and MAG_SENSITIVITY_H (BBh)
\end{tabular} \\
\hline
\end{tabular}

\section*{Contents}
1 Overview ..... 3
2 Embedded low-power features ..... 4
2.1 Tilt detection. ..... 4
2.2 Significant Motion Detection ..... 4
2.3 Finite State Machine ..... 4
3 Pin description ..... 6
3.1 Pin connections ..... 6
4 Module specifications ..... 9
4.1 Mechanical characteristics ..... 9
4.2 Electrical characteristics ..... 12
4.3 Temperature sensor characteristics ..... 12
4.4 Communication interface characteristics ..... 12
4.4.1 SPI - serial peripheral interface ..... 13
4.4.2 \(\quad I^{2} \mathrm{C}\) - inter-IC control interface ..... 14
4.5 Absolute maximum ratings ..... 15
4.6 Terminology ..... 16
4.6.1 Sensitivity ..... 16
4.6.2 Zero-g and zero-rate level ..... 16
5 Digital interfaces ..... 17
\(5.1 \quad I^{2} \mathrm{C} /\) SPl interface ..... 17
5.1.1 \(1^{2} \mathrm{C}\) serial interface ..... 17
5.1.2 SPI bus interface ..... 20
5.2 MIPI I3CSM interface ..... 23
5.2.1 MIPI I3CSM slave interface ..... 23
5.2.2 MIPI I3CSM CCC supported commands ..... 23
\(5.3 \quad I^{2} \mathrm{C} / 13 \mathrm{C}\) coexistence in LSM6DSO ..... 25
5.4 Master \({ }^{2} \mathrm{C}\) interface ..... 26
5.5 Auxiliary SPI interface ..... 26
6 Functionality ..... 27
6.1 Operating modes ..... 27
6.2 Accelerometer power modes ..... 27
6.2.1 Accelerometer ultra-low-power mode ..... 27
6.3 Gyroscope power modes ..... 27
6.4 Block diagram of filters ..... 27
6.4.1 Block diagrams of the accelerometer filters ..... 28
6.4.2 Block diagrams of the gyroscope filters ..... 30
6.5 FIFO ..... 32
6.5.1 Bypass mode ..... 32
6.5.2 FIFO mode ..... 33
6.5.3 Continuous mode ..... 33
6.5.4 Continuous-to-FIFO mode ..... 33
6.5.5 Bypass-to-Continuous mode ..... 33
6.5.6 Bypass-to-FIFO mode ..... 34
6.5.7 FIFO reading procedure ..... 34
7 Application hints ..... 35
7.1 LSM6DSO electrical connections in Mode 1 ..... 35
7.2 LSM6DSO electrical connections in Mode 2 ..... 35
7.3 LSM6DSO electrical connections in Mode 3 and Mode 4 ..... 36
8 Register mapping ..... 40
9 Register description ..... 43
9.1 FUNC_CFG_ACCESS (01h) ..... 43
9.2 PIN_CTRL (02h) ..... 43
9.3 FIFO_CTRL1 (07h) ..... 44
9.4 FIFO_CTRL2 (08h) ..... 44
9.5 FIFO_CTRL3 (09h) ..... 45
9.6 FIFO_CTRL4 (OAh) ..... 46
9.7 COUNTER_BDR_REG1 (OBh) ..... 47
9.8 COUNTER_BDR_REG2 (0Ch) ..... 48
9.9 INT1_CTRL (ODh) ..... 48
9.10 INT2_CTRL (OEh) ..... 49
9.11 WHO_AM_I (OFh) ..... 49
9.12 CTRL1_XL (10h) ..... 50
9.13 CTRL2_G (11h) ..... 51
9.14 CTRL3_C (12h) ..... 52
9.15 CTRL4_C (13h) ..... 53
9.16 CTRL5_C (14h) ..... 54
9.17 CTRL6_C (15h) ..... 55
9.18 CTRL7_G (16h) ..... 56
9.19 CTRL8_XL (17h) ..... 57
9.20 CTRL9_XL (18h) ..... 59
9.21 CTRL10_C (19h) ..... 60
9.22 ALL_INT_SRC (1Ah) ..... 60
9.23 WAKE_UP_SRC (1Bh). ..... 61
9.24 TAP_SRC (1Ch) ..... 62
9.25 D6D_SRC (1Dh) ..... 63
9.26 STATUS_REG (1Eh) / STATUS_SPIAux (1Eh) ..... 64
9.27 OUT_TEMP_L (20h), OUT_TEMP_H (21h) ..... 65
9.28 OUTX_L_G (22h) and OUTX_H_G (23h) ..... 65
9.29 OUTY_L_G (24h) and OUTY_H_G (25h) ..... 66
9.30 OUTZ_L_G (26h) and OUTZ_H_G (27h) ..... 66
9.31 OUTX_L_A (28h) and OUTX_H_A (29h) ..... 67
9.32 OUTY_L_A (2Ah) and OUTY_H_A (2Bh) ..... 67
9.33 OUTZ_L_A (2Ch) and OUTZ_H_A (2Dh) ..... 67
9.34 EMB_FUNC_STATUS_MAINPAGE (35h) ..... 68
9.35 FSM_STATUS_A_MAINPAGE (36h) ..... 69
9.36 FSM_STATUS_B_MAINPAGE (37h) ..... 70
9.37 STATUS_MASTER_MAINPAGE (39h) ..... 70
9.38 FIFO_STATUS1 (3Ah) ..... 70
9.39 FIFO_STATUS2 (3Bh) ..... 71
9.40 TIMESTAMP0 (40h), TIMESTAMP1 (41h), TIMESTAMP2 (42h), and TIMESTAMP3 (43h) 72
9.41 TAP_CFG0 (56h) ..... 73
9.42 TAP_CFG1 (57h) ..... 74
9.43 TAP_CFG2 (58h) ..... 74
9.44 TAP_THS_6D (59h) ..... 74
9.45 INT_DUR2 (5Ah) ..... 76
9.46 WAKE_UP_THS (5Bh) ..... 76
9.47 WAKE_UP_DUR (5Ch) ..... 77
9.48 FREE_FALL (5Dh) ..... 78
9.49 MD1_CFG (5Eh) ..... 79
9.50 MD2_CFG (5Fh) ..... 80
9.51 I3C_BUS_AVB (62h). ..... 81
9.52 INTERNAL_FREQ_FINE (63h) ..... 81
9.53 INT_OIS (6Fh) ..... 82
9.54 CTRL1_OIS (70h) ..... 83
9.55 CTRL2_OIS (71h) ..... 84
9.56 CTRL3_OIS (72h) ..... 85
9.57 X_OFS_USR (73h) ..... 86
9.58 Y_OFS_USR (74h) ..... 86
9.59 Z_OFS_USR (75h) ..... 87
9.60 FIFO_DATA_OUT_TAG (78h) ..... 87
9.61 FIFO_DATA_OUT_X_L (79h) and FIFO_DATA_OUT_X_H (7Ah) ..... 88
9.62 FIFO_DATA_OUT_Y_L (7Bh) and FIFO_DATA_OUT_Y_H (7Ch) ..... 88
9.63 FIFO_DATA_OUT_Z_L (7Dh) and FIFO_DATA_OUT_Z_H (7Eh) ..... 88
10 Embedded functions register mapping ..... 89
11 Embedded functions register description ..... 91
11.1 PAGE_SEL (02h) ..... 91
11.2 EMB_FUNC_EN_A (04h) ..... 91
11.3 EMB_FUNC_EN_B (05h) ..... 92
11.4 PAGE_ADDRESS (08h) ..... 92
11.5 PAGE_VALUE (09h) ..... 93
11.6 EMB_FUNC_INT1 (OAh) ..... 93
11.7 FSM_INT1_A (0Bh) ..... 94
11.8 FSM_INT1_B (0Ch) ..... 95
11.9 EMB_FUNC_INT2 (0Eh) ..... 96
11.10 FSM_INT2_A (0Fh) ..... 97
11.11 FSM_INT2_B (10h) ..... 98
11.12 EMB_FUNC_STATUS (12h) ..... 99
11.13 FSM_STATUS_A (13h). ..... 100
11.14 FSM_STATUS_B (14h). ..... 101
11.15 PAGE_RW (17h) ..... 102
11.16 EMB_FUNC_FIFO_CFG (44h) ..... 102
11.17 FSM_ENABLE_A (46h) ..... 103
11.18 FSM_ENABLE_B (47h) ..... 103
11.19 FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h) ..... 104
11.20 FSM_LONG_COUNTER_CLEAR (4Ah) ..... 104
11.21 FSM_OUTS1 (4Ch) ..... 105
11.22 FSM_OUTS2 (4Dh) ..... 106
11.23 FSM_OUTS3 (4Eh) ..... 107
11.24 FSM_OUTS4 (4Fh) ..... 108
11.25 FSM_OUTS5 (50h) ..... 109
11.26 FSM_OUTS6 (51h) ..... 110
11.27 FSM_OUTS7 (52h) ..... 111
11.28 FSM_OUTS8 (53h) ..... 112
11.29 FSM_OUTS9 (54h) ..... 113
11.30 FSM_OUTS10 (55h) ..... 114
11.31 FSM_OUTS11 (56h) ..... 115
11.32 FSM_OUTS12 (57h) ..... 116
11.33 FSM_OUTS13 (58h) ..... 117
11.34 FSM_OUTS14 (59h) ..... 118
11.35 FSM_OUTS15 (5Ah) ..... 119
11.36 FSM_OUTS16 (5Bh) ..... 120
11.37 EMB_FUNC_ODR_CFG_B (5Fh) ..... 121
11.38 STEP_COUNTER_L (62h) and STEP_COUNTER_H (63h) ..... 121
11.39 EMB_FUNC_SRC (64h) ..... 122
11.40 EMB_FUNC_INIT_A (66h) ..... 122
11.41 EMB_FUNC_INIT_B (67h) ..... 123
12 Embedded advanced features pages ..... 124
13 Embedded advanced features register description ..... 126
13.1 Page 0 - Embedded advanced features registers ..... 126
13.1.1 MAG_SENSITIVITY_L (BAh) and MAG_SENSITIVITY_H (BBh) ..... 126
13.1.2 MAG_OFFX_L (C0h) and MAG_OFFX_H (C1h) ..... 127
13.1.3 MAG_OFFY_L (C2h) and MAG_OFFY_H (C3h) ..... 127
13.1.4 MAG_OFFZ_L (C4h) and MAG_OFFZ_H (C5h) ..... 128
13.1.5 MAG_SI_XX_L (C6h) and MAG_SI_XX_H (C7h) ..... 128
13.1.6 MAG_SI_XY_L (C8h) and MAG_SI_XY_H (C9h) ..... 129
13.1.7 MAG_SI_XZ_L (CAh) and MAG_SI_XZ_H (CBh) ..... 129
13.1.8 MAG_SI_YY_L (CCh) and MAG_SI_YY_H (CDh) ..... 130
13.1.9 MAG_SI_YZ_L (CEh) and MAG_SI_YZ_H (CFh) ..... 130
13.1.10 MAG_SI_ZZ_L (D0h) and MAG_SI_ZZ_H (D1h) ..... 131
13.1.11 MAG_CFG_A (D4h) ..... 132
13.1.12 MAG_CFG_B (D5h) ..... 132
13.2 Page 1 - Embedded advanced features registers ..... 133
13.2.1 FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh) ..... 133
13.2.2 FSM_PROGRAMS (7Ch) ..... 133
13.2.3 FSM_START_ADD_L (7Eh) and FSM_START_ADD_H (7Fh) ..... 134
13.2.4 PEDO_CMD_REG (83h) ..... 134
13.2.5 PEDO_DEB_STEPS_CONF (84h) ..... 135
13.2.6 PEDO_SC_DELTAT_L (D0h) \& PEDO_SC_DELTAT_H (D1h) ..... 135
14 Sensor hub register mapping ..... 136
15 Sensor hub register description ..... 138
15.1 SENSOR_HUB_1(02h) ..... 138
15.2 SENSOR_HUB_2 (03h) ..... 138
15.3 SENSOR_HUB_3 (04h) ..... 138
15.4 SENSOR_HUB_4 (05h) ..... 139
15.5 SENSOR_HUB_5 (06h) ..... 139
15.6 SENSOR_HUB_6 (07h) ..... 139
15.7 SENSOR_HUB_7 (08h) ..... 140
15.8 SENSOR_HUB_8 (09h) ..... 140
15.9 SENSOR_HUB_9 (OAh) ..... 140
15.10 SENSOR_HUB_10 (OBh) ..... 141
15.11 SENSOR_HUB_11 (0Ch) ..... 141
15.12 SENSOR_HUB_12 (ODh) ..... 141
15.13 SENSOR_HUB_13 (0Eh) ..... 142
15.14 SENSOR_HUB_14 (OFh) ..... 142
15.15 SENSOR_HUB_15 (10h) ..... 142
15.16 SENSOR_HUB_16 (11h) ..... 143
15.17 SENSOR_HUB_17 (12h) ..... 143
15.18 SENSOR_HUB_18 (13h) ..... 143
15.19 MASTER_CONFIG (14h) ..... 144
15.20 SLV0_ADD (15h) ..... 144
15.21 SLVO_SUBADD (16h) ..... 144
15.22 SLAVEO_CONFIG (17h) ..... 145
15.23 SLV1_ADD (18h) ..... 145
15.24 SLV1_SUBADD (19h) ..... 145
15.25 SLAVE1_CONFIG (1Ah) ..... 146
15.26 SLV2_ADD (1Bh) ..... 146
15.27 SLV2_SUBADD (1Ch) ..... 147
15.28 SLAVE2_CONFIG (1Dh) ..... 147
15.29 SLV3_ADD (1Eh) ..... 147
15.30 SLV3_SUBADD (1Fh). ..... 148
15.31 SLAVE3_CONFIG (20h) ..... 148
15.32 DATAWRITE_SLV0 (21h) ..... 148
15.33 STATUS_MASTER (22h) ..... 149
16 Soldering information ..... 150
17 Package information ..... 151
17.1 LGA-14L package information ..... 151
17.2 LGA-14 packing information ..... 151
Revision history ..... 154

\section*{List of tables}
Table 1. Pin description ..... 7
Table 2. Mechanical characteristics ..... 9
Table 3. Electrical characteristics ..... 12
Table 4. Temperature sensor characteristics ..... 12
Table 5. SPI slave timing values (in mode 3) ..... 13
Table 6. \(I^{2} \mathrm{C}\) slave timing values ..... 14
Table 7. Absolute maximum ratings ..... 15
Table 8. Serial interface pin description ..... 17
Table 9. \(I^{2} \mathrm{C}\) terminology ..... 17
Table 10. SAD+Read/Write patterns ..... 18
Table 11. Transfer when master is writing one byte to slave ..... 18
Table 12. Transfer when master is writing multiple bytes to slave ..... 18
Table 13. Transfer when master is receiving (reading) one byte of data from slave ..... 18
Table 14. Transfer when master is receiving (reading) multiple bytes of data from slave ..... 18
Table 15. MIPI I3C \({ }^{\text {SM }}\) CCC commands ..... 23
Table 16. Master \(I^{2} \mathrm{C}\) pin details ..... 26
Table 17. Auxiliary SPI pin details ..... 26
Table 18. Gyroscope LPF2 bandwidth selection ..... 30
Table 19. Internal pin status ..... 38
Table 20. Registers address map ..... 40
Table 21. FUNC_CFG_ACCESS register ..... 43
Table 22. FUNC_CFG_ACCESS register description ..... 43
Table 23. PIN_CTRL register. ..... 43
Table 24. PIN_CTRL register description ..... 43
Table 25. FIFO_CTRL1 register ..... 44
Table 26. FIFO_CTRL1 register description ..... 44
Table 27. FIFO CTRL2 register ..... 44
Table 28. FIFO_CTRL2 register description ..... 44
Table 29. FIFO_CTRL3 register ..... 45
Table 30. FIFO_CTRL3 register description ..... 45
Table 31. FIFO_CTRL4 register ..... 46
Table 32. FIFO_CTRL4 register description ..... 46
Table 33. COUNTER_BDR_REG1 register ..... 47
Table 34. COUNTER BDR REG1 register description ..... 47
Table 35. COUNTER_BDR_REG2 register ..... 48
Table 36. COUNTER_BDR_REG2 register description ..... 48
Table 37. INT1_CTRL register ..... 48
Table 38. INT1_CTRL register description ..... 48
Table 39. INT2_CTRL register ..... 49
Table 40. INT2_CTRL register description ..... 49
Table 41. WhoAml register ..... 49
Table 42. CTRL1_XL register ..... 50
Table 43. CTRL1_XL register description ..... 50
Table 44. Accelerometer ODR register setting ..... 50
Table 45. Accelerometer full-scale selection ..... 50
Table 46. CTRL2_G register ..... 51
Table 47. CTRL2_G register description ..... 51
Table 48. Gyroscope ODR configuration setting ..... 51
Table 49. CTRL3_C register ..... 52
Table 50. CTRL3_C register description ..... 52
Table 51. CTRL4_C register ..... 53
Table 52. CTRL4_C register description ..... 53
Table 53. CTRL5_C register ..... 54
Table 54. CTRL5_C register description ..... 54
Table 55. Angular rate sensor self-test mode selection ..... 54
Table 56. Linear acceleration sensor self-test mode selection ..... 54
Table 57. CTRL6_C register ..... 55
Table 58. CTRL6_C register description ..... 55
Table 59. Trigger mode selection ..... 55
Table 60. Gyroscope LPF1 bandwidth selection ..... 55
Table 61. CTRL7_G register ..... 56
Table 62. CTRL7_G register description ..... 56
Table 63. CTRL8_XL register ..... 57
Table 64. CTRL8_XL register description ..... 57
Table 65. Accelerometer bandwidth configurations ..... 57
Table 66. CTRL9 XL register ..... 59
Table 67. CTRL9_XL register description ..... 59
Table 68. CTRL10_C register ..... 60
Table 69. CTRL10_C register description ..... 60
Table 70. ALL_INT_SRC register ..... 60
Table 71. ALL_INT_SRC register description ..... 60
Table 72. WAKE_UP_SRC register ..... 61
Table 73. WAKE_UP_SRC register description ..... 61
Table 74. TAP SRC register ..... 62
Table 75. TAP_SRC register description ..... 62
Table 76. D6D_SRC register ..... 63
Table 77. D6D_SRC register description ..... 63
Table 78. STATUS_REG register ..... 64
Table 79. STATUS_REG register description ..... 64
Table 80. STATUS_SPIAux register ..... 64
Table 81. STATUS_SPIAux description. ..... 64
Table 82. OUT_TEMP_L register ..... 65
Table 83. OUT_TEMP_H register ..... 65
Table 84. OUT_TEMP register description. ..... 65
Table 85. OUTX_L_G register ..... 65
Table 86. OUTX_H_G register ..... 65
Table 87. OUTX_H_G register description. ..... 65
Table 88. OUTY L_G register ..... 66
Table 89. OUTY_H_G register ..... 66
Table 90. OUTY_H_G register description. ..... 66
Table 91. OUTZ_L_G register ..... 66
Table 92. OUTZ_H_G register ..... 66
Table 93. OUTZ_H_G register description ..... 66
Table 94. OUTX_L_A register ..... 67
Table 95. OUTX_H_A register ..... 67
Table 96. OUTX_H_A register description ..... 67
Table 97. OUTY_L_A register ..... 67
Table 98. OUTY_H_A register ..... 67
Table 99. OUTY_H_A register description ..... 67
Table 100. OUTZ_L_A register ..... 68
Table 101. OUTZ_H_A register ..... 68
Table 102. OUTZ_H_A register description ..... 68
Table 103. EMB_FUNC_STATUS_MAINPAGE register ..... 68
Table 104. EMB_FUNC_STATUS_MAINPAGE register description ..... 68
Table 105. FSM_STATUS_A_MAINPAGE register ..... 69
Table 106. FSM_STATUS_A_MAINPAGE register description ..... 69
Table 107. FSM STATUS B MAINPAGE register ..... 70
Table 108. FSM_STATUS_B_MAINPAGE register description ..... 70
Table 109. STATUS_MASTER_MAINPAGE register ..... 70
Table 110. STATUS_MASTER_MAINPAGE register description ..... 70
Table 111. FIFO_STATUS1 register ..... 71
Table 112. FIFO_STATUS1 register description ..... 71
Table 113. FIFO_STATUS2 register ..... 71
Table 114. FIFO_STATUS2 register description ..... 71
Table 115. TIMESTAMP output registers ..... 72
Table 116. TIMESTAMP output register description ..... 72
Table 117. TAP_CFG0 register ..... 73
Table 118. TAP_CFG0 register description ..... 73
Table 119. TAP_CFG1 register ..... 74
Table 120. TAP_CFG1 register description ..... 74
Table 121. TAP priority decoding ..... 74
Table 122. TAP_CFG2 register ..... 74
Table 123. TAP_CFG2 register description ..... 74
Table 124. TAP_THS_6D register ..... 75
Table 125. TAP_THS_6D register description ..... 75
Table 126. Threshold for D4D/D6D function ..... 75
Table 127. INT_DUR2 register. ..... 76
Table 128. INT_DUR2 register description ..... 76
Table 129. WAKE_UP_THS register ..... 76
Table 130. WAKE_UP_THS register description ..... 76
Table 131. WAKE_UP_DUR register ..... 77
Table 132. WAKE_UP_DUR register description ..... 77
Table 133. FREE_FALL register ..... 78
Table 134. FREE FALL register description ..... 78
Table 135. Threshold for free-fall function ..... 78
Table 136. MD1_CFG register. ..... 79
Table 137. MD1_CFG register description ..... 79
Table 138. MD2_CFG register. ..... 80
Table 139. MD2_CFG register description. ..... 80
Table 140. I3C_BUS_AVB register ..... 81
Table 141. I3C_BUS_AVB register description ..... 81
Table 142. INTERNAL_FREQ_FINE register ..... 81
Table 143. INTERNAL_FREQ_FINE register description. ..... 81
Table 144. INT_OIS register ..... 82
Table 145. INT_OIS register description ..... 82
Table 146. CTRL1_OIS register. ..... 83
Table 147. CTRL1_OIS register description. ..... 83
Table 148. DEN mode selection. ..... 83
Table 149. CTRL2_OIS register. ..... 84
Table 150. CTRL2_OIS register description. ..... 84
Table 151. Gyroscope OIS chain digital LPF1 filter bandwidth selection ..... 84
Table 152. CTRL3_OIS register ..... 85
Table 153. CTRL3_OIS register description. ..... 85
Table 154. Accelerometer OIS channel full-scale selection ..... 85
Table 155. Accelerometer OIS channel bandwidth and phase ..... 85
Table 156. Self-test nominal output variation ..... 86
Table 157. X_OFS_USR register ..... 86
Table 158. X_OFS_USR register description ..... 86
Table 159. Y_OFS_USR register ..... 86
Table 160. Y_OFS_USR register description ..... 86
Table 161. Z_OFS_USR register ..... 87
Table 162. Z_OFS_USR register description ..... 87
Table 163. FIFO_DATA_OUT_TAG register. ..... 87
Table 164. FIFO_DATA_OUT_TAG register description ..... 87
Table 165. FIFO tag ..... 87
Table 166. FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L registers ..... 88
Table 167. FIFO_DATA_OUT_X_H and FIFO_DATA_OUT_X_L register description ..... 88
Table 168. FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L registers ..... 88
Table 169. FIFO_DATA_OUT_Y_H and FIFO_DATA_OUT_Y_L register description ..... 88
Table 170. FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L registers ..... 88
Table 171. FIFO_DATA_OUT_Z_H and FIFO_DATA_OUT_Z_L register description ..... 88
Table 172. Register address map - embedded functions ..... 89
Table 173. PAGE_SEL register ..... 91
Table 174. PAGE_SEL register description ..... 91
Table 175. EMB_FUNC_EN_A register. ..... 91
Table 176. EMB_FUNC_EN_A register description ..... 91
Table 177. EMB_FUNC_EN_B register ..... 92
Table 178. EMB_FUNC_EN_B register description ..... 92
Table 179. PAGE_ADDRESS register ..... 92
Table 180. PAGE_ADDRESS register description ..... 92
Table 181. PAGE_VALUE register ..... 93
Table 182. PAGE_VALUE register description ..... 93
Table 183. EMB_FUNC_INT1 register ..... 93
Table 184. EMB_FUNC_INT1 register description ..... 93
Table 185. FSM_INT1_A register ..... 94
Table 186. FSM_INT1_A register description ..... 94
Table 187. FSM_INT1_B register ..... 95
Table 188. FSM_INT1_B register description ..... 95
Table 189. EMB_FUNC_INT2 register ..... 96
Table 190. EMB_FUNC_INT2 register description ..... 96
Table 191. FSM_INT2_A register ..... 97
Table 192. FSM_INT2_A register description ..... 97
Table 193. FSM_INT2_B register ..... 98
Table 194. FSM_INT2_B register description ..... 98
Table 195. EMB_FUNC_STATUS register ..... 99
Table 196. EMB_FUNC_STATUS register description ..... 99
Table 197. FSM_STATUS_A register ..... 100
Table 198. FSM_STATUS_A register description ..... 100
Table 199. FSM_STATUS_B register ..... 101
Table 200. FSM_STATUS_B register description ..... 101
Table 201. PAGE_RW register ..... 102
Table 202. PAGE_RW register description ..... 102
Table 203. EMB_FUNC_FIFO_CFG register ..... 102
Table 204. EMB_FUNC_FIFO_CFG register description ..... 102
Table 205. FSM_ENABLE_A register ..... 103
Table 206. FSM_ENABLE_A register description. ..... 103
Table 207. FSM_ENABLE_B register ..... 103
Table 208. FSM_ENABLE_B register description ..... 103
Table 209. FSM_LONG_COUNTER_L register ..... 104
Table 210. FSM_LONG_COUNTER_L register description ..... 104
Table 211. FSM_LONG_COUNTER_H register ..... 104
Table 212. FSM_LONG_COUNTER_H register description. ..... 104
Table 213. FSM_LONG_COUNTER_CLEAR register ..... 104
Table 214. FSM_LONG_COUNTER_CLEAR register description ..... 104
Table 215. FSM OUTS1 register ..... 105
Table 216. FSM_OUTS1 register description ..... 105
Table 217. FSM_OUTS2 register ..... 106
Table 218. FSM_OUTS2 register description ..... 106
Table 219. FSM_OUTS3 register ..... 107
Table 220. FSM_OUTS3 register description ..... 107
Table 221. FSM_OUTS4 register ..... 108
Table 222. FSM_OUTS4 register description ..... 108
Table 223. FSM_OUTS5 register ..... 109
Table 224. FSM_OUTS5 register description ..... 109
Table 225. FSM_OUTS6 register ..... 110
Table 226. FSM_OUTS6 register description ..... 110
Table 227. FSM_OUTS7 register ..... 111
Table 228. FSM_OUTS7 register description ..... 111
Table 229. FSM_OUTS8 register ..... 112
Table 230. FSM_OUTS8 register description ..... 112
Table 231. FSM_OUTS9 register ..... 113
Table 232. FSM_OUTS9 register description ..... 113
Table 233. FSM_OUTS10 register ..... 114
Table 234. FSM_OUTS10 register description ..... 114
Table 235. FSM_OUTS11 register ..... 115
Table 236. FSM_OUTS11 register description ..... 115
Table 237. FSM_OUTS12 register ..... 116
Table 238. FSM_OUTS12 register description ..... 116
Table 239. FSM_OUTS13 register ..... 117
Table 240. FSM_OUTS13 register description ..... 117
Table 241. FSM_OUTS14 register ..... 118
Table 242. FSM_OUTS14 register description ..... 118
Table 243. FSM_OUTS15 register ..... 119
Table 244. FSM_OUTS15 register description ..... 119
Table 245. FSM_OUTS16 register ..... 120
Table 246. FSM_OUTS16 register description ..... 120
Table 247. EMB_FUNC_ODR_CFG_B register ..... 121
Table 248. EMB_FUNC_ODR_CFG_B register description ..... 121
Table 249. STEP_COUNTER_L register. ..... 121
Table 250. STEP_COUNTER_L register description ..... 121
Table 251. STEP_COUNTER_H register ..... 121
Table 252. STEP_COUNTER_H register description ..... 121
Table 253. EMB_FUNC_SRC register ..... 122
Table 254. EMB_FUNC_SRC register description ..... 122
Table 255. EMB_FUNC_INIT_A register. ..... 122
Table 256. EMB_FUNC_INIT_A register description ..... 122
Table 257. EMB_FUNC_INIT_B register. ..... 123
Table 258. EMB_FUNC_INIT_B register description ..... 123
Table 259. Register address map - embedded advanced features page 0 ..... 124
Table 260. Register address map - embedded advanced features page 1 ..... 124
Table 261. MAG_SENSITIVITY_L register ..... 126
Table 262. MAG_SENSITIVITY_L register description ..... 126
Table 263. MAG_SENSITIVITY_H register ..... 126
Table 264. MAG_SENSITIVITY_H register description ..... 126
Table 265. MAG_OFFX_L register ..... 127
Table 266. MAG_OFFX_L register description ..... 127
Table 267. MAG_OFFX_H register ..... 127
Table 268. MAG_OFFX_H register description ..... 127
Table 269. MAG_OFFY L register ..... 127
Table 270. MAG_OFFY_L register description ..... 127
Table 271. MAG_OFFY_H register ..... 127
Table 272. MAG_OFFY_H register description ..... 127
Table 273. MAG_OFFZ_L register ..... 128
Table 274. MAG_OFFZ_L register description ..... 128
Table 275. MAG_OFFZ_H register ..... 128
Table 276. MAG_OFFZ_H register description ..... 128
Table 277. MAG_SI_XX_L register ..... 128
Table 278. MAG_SI_XX_L register description ..... 128
Table 279. MAG_SI_XX_H register ..... 128
Table 280. MAG_SI_XX_H register description ..... 128
Table 281. MAG_SI_XY_L register ..... 129
Table 282. MAG_SI_XY_L register description ..... 129
Table 283. MAG_SI_XY_H register ..... 129
Table 284. MAG_SI_XY_H register description ..... 129
Table 285. MAG_SI_XZ_L register ..... 129
Table 286. MAG_SI_XZ_L register description ..... 129
Table 287. MAG_SI_XZ_H register ..... 129
Table 288. MAG_SI_XZ_H register description ..... 129
Table 289. MAG_SI_YY_L register. ..... 130
Table 290. MAG_SI_YY_L register description ..... 130
Table 291. MAG_SI_YY_H register ..... 130
Table 292. MAG_SI_YY_H register description ..... 130
Table 293. MAG_SI_YZ_L register ..... 130
Table 294. MAG_SI_YZ_L register description ..... 130
Table 295. MAG_SI_YZ_H register ..... 130
Table 296. MAG_SI_YZ_H register description ..... 130
Table 297. MAG_SI_ZZ_L register. ..... 131
Table 298. MAG_SI_ZZ_L register description. ..... 131
Table 299. MAG_SI_ZZ_H register ..... 131
Table 300. MAG_SI_ZZ_H register description ..... 131
Table 301. MAG_CFG_A register ..... 132
Table 302. MAG_CFG_A description ..... 132
Table 303. MAG_CFG_B register ..... 132
Table 304. MAG_CFG_B description ..... 132
Table 305. FSM_LC_TIMEOUT_L register ..... 133
Table 306. FSM_LC_TIMEOUT_L register description ..... 133
Table 307. FSM_LC_TIMEOUT_H register ..... 133
Table 308. FSM_LC_TIMEOUT_H register description ..... 133
Table 309. FSM_PROGRAMS register ..... 133
Table 310. FSM_PROGRAMS register description ..... 133
Table 311. FSM_START_ADD_L register ..... 134
Table 312. FSM_START_ADD_L register description ..... 134
Table 313. FSM_START_ADD_H register ..... 134
Table 314. FSM_START_ADD_H register description ..... 134
Table 315. PEDO_CMD_REG register ..... 134
Table 316. PEDO_CMD_REG register description ..... 134
Table 317. PEDO_DEB_STEPS_CONF register ..... 135
Table 318. PEDO_DEB_STEPS_CONF register description ..... 135
Table 319. PEDO_SC_DELTAT_L register ..... 135
Table 320. PEDO_SC_DELTAT_H register ..... 135
Table 321. PEDO_SC_DELTAT_H/L register description ..... 135
Table 322. Register address map - sensor hub registers ..... 136
Table 323. SENSOR HUB 1 register ..... 138
Table 324. SENSOR_HUB_1 register description ..... 138
Table 325. SENSOR_HUB_2 register ..... 138
Table 326. SENSOR_HUB_2 register description ..... 138
Table 327. SENSOR_HUB_3 register ..... 138
Table 328. SENSOR_HUB_3 register description ..... 138
Table 329. SENSOR_HUB_4 register ..... 139
Table 330. SENSOR_HUB_4 register description ..... 139
Table 331. SENSOR_HUB_5 register ..... 139
Table 332. SENSOR_HUB_5 register description ..... 139
Table 333. SENSOR_HUB_6 register ..... 139
Table 334. SENSOR_HUB_6 register description ..... 139
Table 335. SENSOR_HUB_7 register ..... 140
Table 336. SENSOR_HUB_7 register description ..... 140
Table 337. SENSOR_HUB_8 register ..... 140
Table 338. SENSOR_HUB_8 register description ..... 140
Table 339. SENSOR_HUB_9 register. ..... 140
Table 340. SENSOR_HUB_9 register description ..... 140
Table 341. SENSOR_HUB_10 register. ..... 141
Table 342. SENSOR_HUB_10 register description. ..... 141
Table 343. SENSOR_HUB_11 register ..... 141
Table 344. SENSOR_HUB_11 register description ..... 141
Table 345. SENSOR_HUB_12 register. ..... 141
Table 346. SENSOR_HUB_12 register description. ..... 141
Table 347. SENSOR_HUB_13 register. ..... 142
Table 348. SENSOR_HUB_13 register description. ..... 142
Table 349. SENSOR_HUB_14 register. ..... 142
Table 350. SENSOR_HUB_14 register description. ..... 142
Table 351. SENSOR_HUB_15 register. ..... 142
Table 352. SENSOR_HUB_15 register description. ..... 142
Table 353. SENSOR_HUB_16 register ..... 143
Table 354. SENSOR_HUB_16 register description. ..... 143
Table 355. SENSOR_HUB_17 register. ..... 143
Table 356. SENSOR_HUB_17 register description. ..... 143
Table 357. SENSOR_HUB_17 register. ..... 143
Table 358. SENSOR_HUB_17 register description ..... 143
Table 359. MASTER_CONFIG register. ..... 144
Table 360. MASTER_CONFIG register description ..... 144
Table 361. SLV0_ADD register ..... 144
Table 362. SLV_ADD register description ..... 144
Table 363. SLV0_SUBADD register ..... 145
Table 364. SLV0_SUBADD register description ..... 145
Table 365. SLAVEO_CONFIG register ..... 145
Table 366. SLAVEO_CONFIG register description ..... 145
Table 367. SLV1_ADD register ..... 145
Table 368. SLV1_ADD register description ..... 145
Table 369. SLV1_SUBADD register ..... 146
Table 370. SLV1_SUBADD register description ..... 146
Table 371. SLAVE1_CONFIG register ..... 146
Table 372. SLAVE1_CONFIG register description ..... 146
Table 373. SLV2_ADD register ..... 146
Table 374. SLV2_ADD register description ..... 146
Table 375. SLV2_SUBADD register ..... 147
Table 376. SLV2_SUBADD register description ..... 147
Table 377. SLAVE2_CONFIG register ..... 147
Table 378. SLAVE2_CONFIG register description ..... 147
Table 379. SLV3_ADD register ..... 147
Table 380. SLV3_ADD register description ..... 147
Table 381. SLV3_SUBADD register ..... 148
Table 382. SLV3_SUBADD register description ..... 148
Table 383. SLAVE3_CONFIG register ..... 148
Table 384. SLAVE3_CONFIG register description ..... 148
Table 385. DATAWRITE_SLV0 register. ..... 148
Table 386. DATAWRITE_SLV0 register description ..... 148
Table 387. STATUS_MASTER register. ..... 149
Table 388. STATUS_MASTER register description. ..... 149
Table 389. Reel dimensions for carrier tape of LGA-14 package ..... 153
Table 390. Document revision history ..... 154

\section*{List of figures}

Figure 1. Generic state machine. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Figure 2. State machine in the LSM6DSO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Figure 3. Pin connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Figure 4. LSM6DSO connection modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 5. SPI slave timing diagram (in mode 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 6. \(I^{2} \mathrm{C}\) slave timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Figure 7. Read and write protocol (in mode 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 8. SPI read protocol (in mode 3). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 9. Multiple byte SPI read protocol (2-byte example) (in mode 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 10. SPI write protocol (in mode 3). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 11. Multiple byte SPI write protocol (2-byte example) (in mode 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 12. SPI read protocol in 3-wire mode (in mode 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 13. \(I^{2} \mathrm{C}\) and I 3 C both active (INT1 pin not connected) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 14. Only I3C active (INT1 pin connected to VDD_IO) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 15. Block diagram of filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 16. Accelerometer UI chain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 17. Accelerometer composite filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 18. Accelerometer chain with Mode 4 enabled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 19. Gyroscope digital chain - Mode 1 (UI/EIS) and Mode 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 20. Gyroscope digital chain - Mode 3 / Mode 4 (OIS/EIS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 21. LSM6DSO electrical connections in Mode 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 22. LSM6DSO electrical connections in Mode 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Figure 23. LSM6DSO electrical connections in Mode 3 and Mode 4 (auxiliary 3/4-wire SPI). . . . . . . . . . . . . . . . . . . . . 37
Figure 24. Accelerometer block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Figure 25. LGA-14L \(2.5 \times 3.0 \times 0.86 \mathrm{~mm}\) package outline and mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151
Figure 26. Carrier tape information for LGA-14 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
Figure 27. LGA-14 package orientation in carrier tape. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
Figure 28. Reel information for carrier tape of LGA-14 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153

\section*{IMPORTANT NOTICE - PLEASE READ CAREFULLY}

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2019 STMicroelectronics - All rights reserved```


[^0]:    1. This bit is effective if the FIFO_COMPR_EN bit of EMB_FUNC_EN_B (05h) is set to 1 .
