





Ŧ **TEXAS** INSTRUMENTS

BQ25890, BQ25892 ZHCSDI4D - MARCH 2015 - REVISED OCTOBER 2022

# BQ25890/2 采用 MaxCharge<sup>™</sup> 技术实现高输入电压和可调电压 USB On-the-Go 升压模式的 I<sup>2</sup>C 控制型单节电池 5A 快速充电器

## 1 特性

- 高效 5A、1.5MHz 开关模式降压充电
  - 2A 充电电流下的充电效率为 93%; 3A 充电电 流下的充电效率为 91%
  - 针对高电压输入 (9V 至 12V) 进行了优化
  - 低功耗 PFM 模式,适合轻负载运行
- USB On-the-Go (OTG), 可调输出电压范围为 4.5V 至 5.5V
  - 具有高达 2.4A 输出以及 500kHz 和 1.5MHz 可 选频率的升压转换器
  - 5V (1A) 输出时的升压效率为 93%
  - 精确的断续模式过流保护
- 单个输入,支持 USB 输入和可调高电压适配器
  - 支持 3.9V 至 14V 输入电压范围
  - 输入电流限制 (100mA 至 3.25A,分辨率为 50mA),支持 USB2.0、USB3.0 标准和高电压 适配器
  - 通过高达 14V 的输入电压限制进行最大功率跟 踪,适用于各类适配器
  - 自动检测 USB SDP、CDP、DCP 以及非标准适 配器 (BQ25890)
- 输入电流优化器 (ICO), 无需过载适配器即可更大 限度地提高输入功率
- 充电器输出与电池终端间的电阻补偿 (IRCOMP)
- 借助 11m Ω 电池放电 MOSFET 实现超高的电池放 电效率,放电电流高达 9A
- 集成 ADC, 用于系统监视 (电压、温度和充电电流)
- 窄 VDC (NVDC) 电源路径管理
  - 无需电池或深度放电的电池即可瞬时启动
  - 电池充电模式下实现理想的二极管运行
- BATFET 控制,支持运输模式、唤醒和完全系统复 位
- 灵活的自主和 I<sup>2</sup>C 模式,可实现出色的系统性能
- 高集成度包括所有 MOSFET、电流感测和环路补偿 ٠
- 12µA 低电池漏电流,支持运输模式
- 高精度
  - ±0.5% 充电电压调节
  - ±5% 充电电流调节
  - ±7.5% 输入电流调节
- 安全
  - 用于充电模式和升压模式的电池温度检测
  - 热调节和热关断

## 2 应用

- 智能手机
- 平板电脑
- 便携式网络设备


## 3 说明

BQ25890 和 BQ25892 是适用于单节锂离子电池和锂 聚合物电池的高度集成型 5A 开关模式电池充电管理和 系统电源路径管理器件。此类器件支持高输入电压快速 充电。低阻抗电源路径对开关模式运行效率进行了优 化、缩短了电池充电时间并延长了放电阶段的电池使用 寿命。

器件信息

器件型号	<b>封装</b> <sup>(1)</sup>	封装尺寸(标称值)		
BQ25890	WQFN (24)	4.00mm x 4.00mm		
BQ25892	WQFN (24)	4.001111 x 4.0011111		

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1) 录。



简化版原理图





## **Table of Contents**

1	特性	. 1
	应用	
3	说明	. 1
	Revision History	
	说明(续)	
6	Device Comparison Table	.5
	Pin Configuration and Functions	
8	Specifications	
	8.1 Absolute Maximum Ratings <sup>(1)</sup>	.9
	8.2 ESD Ratings	9
	8.3 Recommended Operating Conditions	
	8.4 Thermal Information	10
	8.5 Electrical Characteristics	
	8.6 Timing Requirements	15
	8.7 Typical Characteristics	16
9	Detailed Description	18
	9.1 Functional Block Diagram	
	9.2 Feature Description	19
	9.3 Device Functional Modes	35

9.4 Register Maps	
10 Application and Implementation	
10.1 Application Information	
10.2 Typical Application	
10.3 System Examples	
11 Power Supply Recommendations	
12 Layout	
12.1 Layout Guidelines	60
12.2 Layout Example	
13 Device and Documentation Support	
13.1 Device Support	
13.2 接收文档更新通知	
13.3 支持资源	
13.4 Trademarks	
13.5 Electrostatic Discharge Caution	
13.6 术语表	
14 Mechanical, Packaging, and Orderable	
Information	61

## **4 Revision History**

CI	hanges from Revision C (May 2018) to Revision D (October 2022)	Page
•	删除了整个数据表中的 WEBENCH	1
•	在整个数据表中更新了包容性术语	1
С	hanges from Revision B (May 2016) to Revision C (May 2018)	Page
•	向数据表添加了 WEBENCH 链接	1
•	Added "SW (peak for 10 ns duration)" To the 17 8.1	9
	Updated the <sup>†</sup> 8.4 values	
•	Changed V <sub>SYS</sub> TYP value From: V <sub>BAT</sub> + 50 mV To: I <sub>(SYS)</sub> + 150 mV	
•	Changed the title of 🛽 8-4 From: Charge Current Accuracy To: I <sup>2</sup> C Setting	16
•	Changed axis title of 🛽 8-8 From: BAT Voltage (V) To: Input Current Limit (mA)	16
•	Changed V <sub>VREF</sub> to V <sub>REGN</sub> in 方程式 2	
•	Changed V <sub>REF</sub> to V <sub>REGN</sub> in 图 9-8	
•	Added sentence to the Battery Monitor secton "In battery only mode,"	
•	Changed the Description values of 表 9-27 From: mV To: mA	
•	Changed the Type values of Bits 6 to Bit 0 in 表 9-29 From: R/W To: R	
	Added V <sub>REF</sub> system pullup voltage to 表 10-1	

TEXAS INSTRUMENTS www.ti.com.cn

ZHCSDI4D - MARCH 2015 - REVISED OCTOBER 2022

和实施" 言息"部 1 Page 1 1 6 10
1 Page 1 6 6 6
Page 1 6 6 6
1 6 6 10
6 6 10
6 10
10
40
10
15
16
18
20
20
20
<mark>21</mark>
<mark>21</mark>
<mark>22</mark>
22
<mark>26</mark>
37
42
48
55
55
55
10.2.2.2
55 55
55 56



## 5 说明(续)

具有充电和系统设置的 I<sup>2</sup>C 串行接口使得此器件成为真正的灵活解决方案。

BQ25890/2 是一款适用于单节锂离子电池和锂聚合物电池的高度集成型 5A 开关模式电池充电管理和系统电源路 径管理器件。该器件支持高输入电压快速充电,适用于各类智能手机、平板电脑和便携式设备。其低阻抗电源路 径对开关模式运行效率进行了优化、缩短了电池充电时间并延长了放电阶段的电池使用寿命。该器件还集成了输 入电流优化器 (ICO) 和电阻补偿 (IRCOMP),从而为电池提供最大充电功率。该解决方案在系统和电池之间高度 集成输入反向阻断 FET (RBFET,Q1)、高侧开关 FET (HSFET,Q2)、低侧开关 FET (LSFET,Q3)以及 电池 FET (BATFET,Q4)。它还集成了自举二极管以进行高侧栅极驱动和电池监视,从而简化系统设计。具有 充电和系统设置的 I<sup>2</sup>C 串行接口使得此器件成为一个真正的灵活解决方案。

该器件支持多种输入源,包括标准 USB 主机端口、USB 充电端口以及兼容 USB 的可调高电压适配器。为支持通 过可调高电压适配器进行快速充电,BQ25890 提供了 MaxCharge<sup>TM</sup> 握手支持(使用 D+/D - 引脚和 DSEL 引 脚)来进行 USB 开关控制。此外,BQ25890 和 BQ25892 还提供有相应的接口,以支持采用输入电流脉冲协议 的可调高电压适配器。为了设置默认输入电流限值,器件使用内置 USB 接口 (BQ25890)或者从 USB PHY 器件 等系统检测电路中获取结果 (BQ25892)。该器件符合 USB 2.0 和 USB 3.0 电源规范,具有输入电流和电压调节功 能。此外,输入电流优化器 (ICO)还能够检测输入源未发生过载时的最大功率点。该器件还具有高达 2.4A 的限流 能力,能够为 VBUS 提供 5V (4.5V 至 5.5V 可调)电压,符合 USB On-the-Go (OTG)运行功率额定值规范。

电源路径管理将系统电压调节为稍稍高于电池电压,但是又不会下降到低于 3.5V 最小系统电压(可编程)。借助 于这个特性,即使在电池电量完全耗尽或者电池被拆除时,系统也能保持运行。当达到输入电流限值或电压限值 时,电源路径管理技术自动将充电电流减至 0。随着系统负载持续增加,电源路径将使电池放电,直到满足系统电 源需求。该补充模式操作可防止输入源过载。

此器件在无需软件控制情况下启动并完成一个充电周期。它自动检测电池电压并通过三个阶段为电池充电:预充 电、恒定电流和恒定电压。在充电周期的末尾,当充电电流低于在恒定电压阶段中预设定的限值时,充电器自动 终止。当整个电池下降到低于再充电阈值时,充电器将自动启动另外一个充电周期。

此充电器提供针对电池充电和系统运行的多种安全特性,其中包括电池负温度系数热敏电阻监视、充电安全性定时器和过压/过流保护。当结温超过 120°C(可编程)时,热调节会减小充电电流。STAT 输出报告充电状态和任何故障状况。PG 输出 (BQ25892) 指示电源是否正常。当故障发生时,INT 会立即通知主机。

该器件还提供了一个 7 位模数转换器 (ADC),用于监视充电电流和输入/电池/系统 (VBUS、BAT、SYS、TS)电压。QON 引脚提供 BATFET 使能/复位控制,以使器件退出低功耗出厂模式或完全系统复位功能。

该器件系列采用 24 引脚 4mm x 4mm<sup>2</sup> x 0.75mm 薄型 WQFN 封装。



## 6 Device Comparison Table

	BQ25890	BQ25892
I <sup>2</sup> C Address	6AH (1101010B + R/ ₩)	6BH (1101011B + R/ W)
Charge Mode Frequency	1.5 MHz	1.5 MHz
Boost Mode Frequency	1.5 MHz (default) / 500 KHz	1.5 MHz (default) / 500 KHz
USB Detection	D+/D -	PSEL/OTG
VBUS Overvoltage	14 V	14 V
REGN LDO	6 V	6 V
Default Adapter Current Limit	3.25 A	3.25 A
Default Battery Charge Voltage	4.208 V	4.208 V
Maximum Charge Current	5.056 A	5.056A
Default Charge Current	2.048 A	2.048 A
Default Pre-charge Current	128 mA	128 mA
Maximum Pre-charge Current	1.024 A	1.024A
Maximum Boost Mode Output Current	2.4A	2.4A
Charging Temperature Profile	JEITA	JEITA
Pin 24	DSEL	NC
Status Output	STAT	STAT, PG

Product Folder Links: BQ25890 BQ25892



## 7 Pin Configuration and Functions






图 7-1. RTW Package 24-Pin WQFN Top View





	PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	BQ25890	BQ25892			
VBUS	1	1	Р	Charger Input Voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 1-µF ceramic capacitor from VBUS to PGND and place it as close as possible to IC.	
D+	2	-	AIO	Positive line of the USB data line pair. D+/D- based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2, and Adjustable high voltage adapter.	
PSEL	-	2	DI	Power source selection input. High indicates a USB host source and Low indicates an adapter source.	



PIN		TYPE <sup>(1)</sup>	DESCRIPTION		
NAME	BQ25890	BQ25892	ITPE	DESCRIPTION	
D -	3	-	AIO	Negative line of the USB data line pair. D+/D- based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2, and Adjustable high voltage adapter.	
PG	-	3	DO	Open drain active low power good indicator. Connect to the pull up rail via 10-k $\Omega$ resistor. LOW indicates a good input source if the input voltage is within V <sub>VBUS_OP</sub> , above SLEEP mode threshold (V <sub>SLEEPZ</sub> ), and current limit is above I <sub>BATSRC</sub> (30 mA).	
STAT	4	4	DO	Open drain charge status output to indicate various charger operation. Connect to the pull up rail via $10-k \Omega$ resistor. LOW indicates charge in progress. HIGH indicates charge complete or charge disabled. When any fault condition occurs, STAT pin blinks in 1 Hz. The STAT pin function can be disabled when STAT_DIS bit is set.	
SCL	5	5	DI	${\sf I}^2{\sf C}$ Interface clock. Connect SCL to the logic rail through a 10-k $\Omega$ resistor.	
SDA	6	6	DIO	${\sf I}^2{\sf C}$ Interface data. Connect SDA to the logic rail through a 10-k $\Omega$ resistor.	
INT	7	7	DO	Open-drain Interrupt Output. Connect the INT to a logic rail via 10-k $\Omega$ resistor. The INT pin sends active low, 256-µs pulse to host to report charger device status and fault.	
OTG	8	8	DI	Active high enable pin during boost mode. The boost mode is activated when OTG_CONFIG =1 and OTG pin is high	
CE	9	9	DI	Active low Charge Enable pin. Battery charging is enabled when CHG_CONFIG = 1 and CE pin = Low. CE pin must be pulled High or Low.	
ILIM	10	10	AI	Input current limit Input. ILIM pin sets the maximum input current and can be used to monitor input current ILIM pin sets the maximum input current limit by regulating the ILIM voltage at 0.8 V. A resistor is connected from ILIM pin to ground to set the maximum limit as $I_{INMAX} = K_{ILIM}/R_{ILIM}$ . The actual inpu current limit is the lower limit set by ILIM pin (when EN_ILIM bit is high) or IIINLIM register bits. Inpu current limit of less than 500 mA is not support on ILIM pin. ILIM pin can also be used to monitor input current when the voltage is below 0.8 V. The input current is proportional to the voltage on ILIM pin and can be calculated by $I_{IN} = (K_{ILIM} \times V_{ILIM}) / (R_{ILIM} \times 0.8)$ The ILIM pin function can be disabled when EN_ILIM bit is 0.	
TS	11	11	AI	The ILIM pin function can be disabled when EN_ILIM bit is 0. Temperature qualification voltage input. Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS to GND. Charge suspends when either TS pin is out of range. Recommend 103AT-2 thermistor.	
QON	12	12	DI	BATFET enable/reset control input. When BATFET is in ship mode, a logic low of t <sub>SHIPMODE</sub> (typical 1sec) duration turns on BATFET to exit shipping mode When VBUS is not plugged-in, a logic low of t <sub>QON_RST</sub> (typical 1sec) duration resets SYS (system power) by turning BATFET off for t <sub>BATFET_RST</sub> (typical 0.3sec) and then re-enable BATFET to provide full system power reset. The pin contains an internal pull-up to maintain default high logic	
BAT	13,14	13, 14	Р	Battery connection point to the positive terminal of the battery pack. The internal BATFET is connected between BAT and SYS. Connect a 10 $\mu F$ closely to the BAT pin.	
SYS	15,16	15,16	Р	System connection point. The internal BATFET is connected between BAT and SYS. When the battery falls below the minimum system voltage, switch-mode converter keeps SYS above the minimum system voltage. Connect a 20 µF closely to the SYS pin.	
PGND	17,18	17,18	Р	Power ground connection for high-current power converter node. Internally, PGND is connected to the source of the n-channel LSFET. On PCB layout, connect directly to ground connection of input and output capacitors of the charger. A single point connection is recommended between power PGND and the analog GND near the IC PGND pin.	
SW	19,20	19,20	Р	Switching node connecting to output inductor. Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047µF bootstrap capacitor from SW to BTST.	
BTST	21	21	Ρ	PWM high side driver positive supply. Internally, the BTST is connected to the anode of the boost-strap diode. Connect the 0.047 μF bootstrap capacitor from SW to BTST.	
REGN	22	22	Р	PWM low side driver positive supply output. Internally, REGN is connected to the cathode of the boost-strap diode. Connect a 4.7 $\mu$ F (10 V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC. REGN also serves as bias rail of TS pin.	
PMID	23	23	DO	Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of HSFET. Given the total input capacitance, put 1 $\mu$ F on VBUS to PGND, and the rest capacitance on PMID to PGND.	

BQ25890, BQ25892 ZHCSDI4D - MARCH 2015 - REVISED OCTOBER 2022



PIN			TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	BQ25890	BQ25892		DESCRIPTION	
DSEL	24	-	DO	Open-drain D+/D- multiplexer selection output. Connect the DSEL to a logic rail via 10-K $\Omega$ resistor. The pin is normally float and pull-up by external resistor. During $\ddagger 9.2.3.3$ , the pin drives low to indicate the BQ25890 D+/D- detection is in progress and needs to take control of D+, D- signals. When detection is completed, the pin keeps low when MaxCharge <sup>TM</sup> adapter is detected. The pin returns to float and pulls high by external resistor when other input source type is detected.	
NC	-	24		No Connect	
PowerPAD™			Р	Exposed pad beneath the IC for heat dissipation. Always solder PowerPAD Pad to the board, and have vias on the PowerPAD plane star-connecting to PGND and ground plane for high-current power converter.	

(1) DI (Digital Input), DO (Digital Output), DIO (Digital Input/Output), AI (Analog Input), AO (Analog Output), AIO (Analog Input/Output)



## **8 Specifications**

## 8.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	VALUE
	VBUS (converter not switching)	- 2	22	V
	PMID (converter not switching)	- 0.3	22	V
	STAT	- 0.3	20	V
	PG (BQ25892)	- 0.3	7	V
	DSEL (BQ25890)	- 0.3	20	V
	BTST	- 0.3	20	V
	SW	- 2	16	V
Voltage range (with respect to GND)	SW (peak for 10 ns duration)	- 3	16	V
	BAT, SYS (converter not switching)	- 0.3	6	V
	SDA, SCL, INT, OTG, REGN, TS, CE, QON	- 0.3	7	V
	PSEL (BQ25892)	- 0.3	7	V
	D+, D - (BQ25890)	- 0.3	7	V
	BTST TO SW	- 0.3	7	V
	PGND to GND	- 0.3	0.3	V
	ILIM	- 0.3	5	V
	INT, STAT		6	mA
Output sink current	PG (BQ25892)		6	mA
	DSEL (BQ25890)		6	mA
Junction temperature		- 40	150	°C
Storage temperature range, T <sub>stg</sub>		- 65	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

## 8.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V	
V <sub>ESD</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22- $\rm C101^{(2)}$	±250	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input voltage	3.9	14(1)	V
I <sub>IN</sub>	Input current (VBUS)		3.25	A
I <sub>SYS</sub>	Output current (SW)		5	A
V <sub>BAT</sub>	Battery voltage		4.608	V

## 8.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
	Fast charging current			5	А
I <sub>BAT</sub>				Up to 6 (continuos)	А
BAI	Discharging current with internal MOSFET			9 (peak) (Up to 1 sec duration)	А
T <sub>A</sub>	Operating free-air temperature range	- 40		85	°C

(1) The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BTST or SW pins. A tight layout minimizes switching noise.

## **8.4 Thermal Information**

		BQ25890 BQ25892	
	THERMAL METRIC <sup>(1)</sup>	RTW (WQFN)	UNIT
		24-PINS	
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	31.8	°C/W
R <sub>0 JC((op)</sub>	Junction-to-case (top) thermal resistance	27.9	°C/W
R <sub>0 JB</sub>	Junction-to-board thermal resistance	8.7	°C/W
ΨJT	Junction-to-top characterization parameter	0.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	8.7	°C/W
R <sub>0 JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **8.5 Electrical Characteristics**

 $V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to +125°C and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CUR	RENTS					
		V <sub>BAT</sub> = 4.2 V, V <sub>(VBUS)</sub> < V <sub>(UVLO)</sub> , leakage between BAT and VBUS			5	μA
I <sub>BAT</sub>	Battery discharge current (BAT, SW, SYS) in buck mode	High-Z mode, no VBUS, BATFET disabled (REG09[5]=1), battery monitor disabled, T <sub>J</sub> < 85°C		12	23	μΑ
		High-Z mode, no VBUS, BATFET enabled (REG09[5]=0), battery monitor disabled, T <sub>J</sub> < 85°C		32	60	μΑ
1	Input supply current (VBUS) in buck mode when High-Z mode	V <sub>(VBUS)</sub> = 5 V, High-Z mode, no battery, battery monitor disabled		5 12 23	μA	
I(VBUS_HIZ)	is enabled	V <sub>(VBUS)</sub> = 12 V, High-Z mode, no battery, battery monitor disabled			50	μA
		$V_{BUS}$ > $V_{(UVLO)}$ , $V_{BUS}$ > $V_{BAT}$ , converter not switching		1.5	3	mA
I <sub>(VBUS)</sub>	Input supply current ( $\rm V_{BUS})$ in buck mode	$V_{BUS} > V_{(UVLO)}, V_{BUS} > V_{BAT}$ , converter switching, $V_{BAT} = 3.2 \text{ V}, I_{SYS} = 0A$		3		mA
		$\label{eq:bulk} \begin{array}{l} V_{BUS} > V_{(UVLO)}, \ V_{BUS} > V_{BAT}, \ converter \\ switching, \ V_{BAT} = 3.8 \ V, \ I_{SYS} = 0 \ A \end{array}$		3		mA
I <sub>(BOOST)</sub>	Battery discharge current in boost mode	V <sub>BAT</sub> = 4.2 V, boost mode, I <sub>(VBUS)</sub> = 0 A, converter switching		5		mA
VBUS/BAT POWE	ER UP					
V <sub>(VBUS_OP)</sub>	VBUS operating range		3.9		14	V
V <sub>(VBUS_UVLOZ)</sub>	VBUS for active I <sup>2</sup> C, no battery		3.6			V
V <sub>(SLEEP)</sub>	Sleep mode falling threshold		25	65	120	mV
V <sub>(SLEEPZ)</sub>	Sleep mode rising threshold		130	250	370	mV



 $V_{VBUS_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to +125°C and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(ACOV)</sub>	VBUS over-voltage rising threshold		14		14.6	V
• (ACOV)	VBUS over-voltage falling threshold		13.5		14	V
V <sub>BAT(UVLOZ)</sub>	Battery for active I2C, no VBUS		2.3			V
V <sub>BAT(DPL)</sub>	Battery depletion falling threshold		2.15		2.5	V
V <sub>BAT(DPLZ)</sub>	Battery depletion rising threshold		2.35		2.7	V
V <sub>(VBUSMIN)</sub>	Bad adapter detection threshold			3.8		V
I(BADSRC)	Bad adapter detection current source			30		mA
POWER-PATH MAI	NAGEMENT					
N.		I <sub>(SYS)</sub> = 0 A, V <sub>BAT</sub> > V <sub>SYS(MIN)</sub> , BATFET Disabled (REG09[5]=1)		V <sub>BAT</sub> + 50 mV		V
V <sub>SYS</sub>	Typical system regulation voltage	I <sub>(SYS)</sub> = 0 A, V <sub>BAT</sub> < V <sub>SYS(MIN)</sub> , BATFET Disabled (REG09[5]=1)	N	/ <sub>SYS(MIN)</sub> + 150 mV		V
V <sub>SYS(MIN)</sub>	Minimum DC system voltage output	V <sub>BAT</sub> < V <sub>SYS(MIN)</sub> , SYS_MIN = 3.5 V (REG03[3:1]=101), I <sub>SYS</sub> = 0 A	3.50	3.65		V
V <sub>SYS(MAX)</sub>	Maximum DC system voltage output	V <sub>BAT</sub> = 4.35 V, SYS_MIN = 3.5V (REG03[3:1]=101), I <sub>SYS</sub> = 0 A		4.40	4.42	V
RONARDEET	Top reverse blocking MOSFET(RBFET) on-resistance between	$T_J = -40^{\circ}C$ to +85°C		14         3.5         2.3         15         35         36         30         VBAT+         50 mV         VSYS(MIN) +         150 mV         50 3.65         4.40         27         30         34         35%         2.6 <t< td=""><td>38</td><td>mΩ</td></t<>	38	mΩ
R <sub>ON(RBFET)</sub>	VBUS and PMID	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$		27	44	mΩ
	Top switching MOSFET (HSFET) on-resistance between PMID	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$		27	39	mΩ
R <sub>ON(HSFET)</sub>	and SW	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$		27	47	mΩ
	Bottom switching MOSFET (LSFET) on-resistance between	$T_{1} = -40^{\circ}C \text{ to } +85^{\circ}C$		16	24	mΩ
R <sub>ON(LSFET)</sub>	SW and GND	T <sub>.1</sub> = - 40°C to +125°C		16	28	mΩ
V <sub>(FWD)</sub>	BATFET forward voltage in supplement mode	BAT discharge current 10 mA				mV
V <sub>BAT(GD)</sub>	Battery good comparator rising threshold	V <sub>BAT</sub> rising	34		3.7	V
	Battery good comparator falling threshold	V <sub>BAT</sub> falling	0.4		0.1	mV
VBAT(GD_HYST)		VBAT remitig		100		IIIV
			2.940		4 600	V
VBAT(REG_RANGE)	Typical charge voltage range		3.640	10	4.608	
V <sub>BAT(REG_STEP)</sub>	Typical charge voltage step Charge voltage resolution accuracy	V <sub>BAT</sub> = 4.208 V (REG06[7:2]=010111) or V <sub>BAT</sub> = 4.352 V (REG06[7:2]=100000)	-0.5%	10	0.5%	mV
		$T_{J} = -40^{\circ}C \text{ to } +85^{\circ}C$				
I(CHG_REG_RANGE)	Typical fast charge current regulation range		0		5056	mA
I(CHG_REG_STEP)	Typical fast charge current regulation step			64		mA
		$V_{BAT}$ = 3.1 V or 3.8 V, I <sub>CHG</sub> = 128 mA T <sub>J</sub> = -40°C to +85°C	-20%		20%	
I(CHG_REG_ACC)	Fast charge current regulation accuracy	$V_{BAT}$ = 3.1 V or 3.8 V, I <sub>CHG</sub> = 256 mA T <sub>J</sub> = -40°C to +85°C	13.5         2.3         2.15         2.35         3.8         30         VBAT+         50 mV         VSYS(MIN) +         150 mV         150 mV         27         27         27         27         27         27         27         27         27         27         27         27         27         27         27         27         3.65         16         16         16         16         -0.5%         0         64         -20%         -10%         64         64         64         64         64         64         64	10%		
		$V_{BAT}$ = 3.1 V or 3.8 V, I <sub>CHG</sub> =1792 mA T <sub>J</sub> = -40°C to +85°C	-5%		5%	
N.	Battery LOWV falling threshold	Fast charge to precharge, BATLOWV (REG06[1]) = 1	2.6	2.8	2.9	V
V <sub>BAT(LOWV)</sub>	Battery LOWV rising threshold	Precharge to fast charge, BATLOWV (REG06[1])=1 (Typical 200-mV hysteresis)	2.8	3	3.1	V
I(PRECHG_RANGE)	Precharge current range		64		1024	mA
I(PRECHG_STEP)	Typical precharge current step			64		mA
I(PRECHG_ACC)	Precharge current accuracy	V <sub>BAT</sub> =2.6 V, I <sub>PRECHG</sub> = 256 mA	- 10%		+10%	
I(TERM_RANGE)	Termination current range		64		1024	mA
(TERM_STEP)	Typical termination current step			64		mA
		I <sub>TERM</sub> = 256 mA, I <sub>CHG</sub> <= 1344 mA T <sub>J</sub> = − 20°C to +85°C	- 12%		12%	
I(TERM_ACC)	Termination current accuracy	$I_{TERM} = 256 \text{ mA}, I_{CHG} > 1344 \text{ mA}$ $T_J = -20^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	- 20%		20%	
V <sub>(SHORT)</sub>	Battery short voltage	VBAT falling		2		V
V <sub>(SHORT_HYST)</sub>	Battery short voltage hysteresis	VBAT rising		200		mV



 $V_{VBUS_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to +125°C and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(RECHG)</sub>	Recharge threshold below V <sub>BATREG</sub>	V <sub>BAT</sub> falling, VRECHG (REG06[0]=0) = 0		100		mV
(RECHG)	Recharge uncariou below VBAIREG	V <sub>BAT</sub> falling, VRECHG (REG06[0]=0) = 1		200		mV
BAT(LOAD)	Battery discharge load current	V <sub>BAT</sub> = 4.2 V	15			mA
SYS(LOAD)	System discharge load current	V <sub>SYS</sub> = 4.2 V	30			mA
P		$T_J = 25^{\circ}C$		11	13	mΩ
R <sub>ON(BATFET)</sub>	SYS-BAT MOSFET (BATFET) on-resistance	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$		11	19	mΩ
INPUT VOLTAGE	/ CURRENT REGULATION					
VIN(DPM_RANGE)	Typical Input voltage regulation range		3.9		15.3	V
VIN(DPM_STEP)	Typical Input voltage regulation step			100		mV
VIN(DPM_ACC)	Input voltage regulation accuracy	VINDPM = 4.4 V, 9 V	3%		3%	
IN(DPM_RANGE)	Typical Input current regulation range		100		3250	mA
IN(DPM_STEP)	Typical Input current regulation step			50		mA
IN(DPM100_ACC)	Input current 100-mA regulation accuracy $V_{BAT} = 5 V$ , current pulled from SW	IINLIM (REG00[5:0]) =100 mA	85	90	100	mA
		USB150, IINLIM (REG00[5:0]) = 150 mA	125	135	150	mA
	Input current regulation accuracy	USB500, IINLIM (REG00[5:0]) = 500 mA	440	470	500	mA
IN(DPM_ACC)	V <sub>BAT</sub> = 5 V, current pulled from SW	USB900, IINLIM (REG00[5:0]) = 900 mA	750	825	900	mA
		Adapter 1.5 A, IINLIM (REG00[5:0]) = 1500 mA	1300	1400	1500	mA
IN(START)	Input current regulation during system start up	V <sub>SYS</sub> = 2.2 V, IINLIM (REG00[5:0])> = 200 mA			200	mA
K <sub>ILIM</sub>	$I_{\text{INMAX}} = K_{\text{ILIM}}/R_{\text{ILIM}}$	Input current regulation by ILIM pin = 1.5 A	320	355	390	AxΩ
D+/D- DETECTIO						
V <sub>(0P6_VSRC)</sub>	D+/D - voltage source (0.6 V)		0.5	0.6	0.7	V
V <sub>(3P3_VSRC)</sub>	D+ voltage source (3.3V)	For HVDCP detection	3.2	3.3	3.4	V
V <sub>(3p45_VSRC)</sub>	D+/D - voltage source (3.45 V)		3.3	3.45	3.6	v
	D+ connection check current source		7	10	14	μA
(10UA_ISRC)			50	100	14	μΑ
(100UA_ISINK)	D+/D - current sink (100 µA)	D. witch an an		100	130	
(DPDM_LKG)	D+/D - leakage current	D - , switch open	- 1			μA
		D+, switch open	- 1		1	μA
(1P6MA_ISINK)	D+/D - current sink (1.6 mA)		1.45	1.60	1.75	μA
V <sub>(0P4_VTH)</sub>	D+/D - low comparator threshold		250		400	mV
V <sub>(0P8_VTH)</sub>	D+ low comparator threshold				0.8	V
V <sub>(2P7HI_VTH)</sub>	D+/D - comparator threshold for non-standard adapter detection (Divider 1, 3, or 4)	Internal only	2.85		3.1	V
V <sub>(2P7LO_VTH)</sub>	D+/D - comparator threshold for non-standard adapter detection (Divider 1, 3, or 4)	Internal only	2.35		2.55	V
V <sub>(2P7_VTH)</sub>	D+/D- comparator threshold for non-standard adapter detection (Divider 1, 3, or 4)		2.55		2.85	V
V <sub>(2P0HI_VTH)</sub>	D+/D - comparator threshold for non-standard adapter detection (Divider 1, 3)	Internal only	2.15		2.35	V
V <sub>(2P0LO_VTH)</sub>	D+/D - comparator threshold for non-standard adapter detection (Divider 1, 3)	Internal only	1.6		1.85	V
V <sub>(2P0_VTH)</sub>	D+/D - comparator threshold for non-standard adapter detection (Divider 1, 3)		1.85		2.15	V
V <sub>(1P2HI_VTH)</sub>	D+/D - comparator threshold for non-standard adapter detection (Divider 2)	Internal only	1.35		1.60	V
V <sub>(1P2LO_VTH)</sub>	D+/D - comparator threshold for non-standard adapter detection (Divider 2)	Internal only	0.85		1.05	V
V <sub>(1P2_VTH)</sub>	D+/D - comparator threshold for non-standard adapter detection (Divider 2)		1.05		1.35	V
R(DDWN)	D - pulldown for connection check		14.25		24.8	kΩ
V <sub>(6P5_VTH)</sub>	VBUS comparator threshold	Internal only	6.3		6.7	V
BAT OVERVOLTA	GE/CURRENT PROTECTION	I			I	
/BAT(OVP)	Battery over-voltage threshold	V <sub>BAT</sub> rising, as percentage of V <sub>BAT(REG)</sub>		104%		
BAT(OVP_HYST)	Battery over-voltage hysteresis	V <sub>BAT</sub> falling, as percentage of V <sub>BAT(REG)</sub>		2%		
BAT(FET_OCP)	System over-current threshold		9			A



 $V_{VBUS_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to +125°C and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THERMAL REGUL	ATION AND THERMAL SHUTDOWN					
Г <sub>REG</sub>	Junction temperature regulation accuracy	REG08[1:0] = 11		120		°C
Г <sub>SHUT</sub>	Thermal shutdown rising temperature	Temperature rising		160		°C
Г <sub>SHUT(HYS)</sub>	Thermal shutdown hysteresis	Temperature falling		30		°C
JEITA THERMISTO	R COMPARATOR (BUCK MODE)					
V <sub>(T1)</sub>	T1 (0°C) threshold, charge suspended T1 below this temperature.	As percentage to V <sub>(REGN)</sub>	72.75%	73.25%	73.75%	
V <sub>(T1_HYS)</sub>	Charge back to ICHG/2 (REG04[6:0]) and VREG (REG06[7:2]) above this temperature.	As percentage to V <sub>(REGN)</sub>		1.4%		
V <sub>(T2)</sub>	T2 (10°C) threshold, charge back to ICHG/2 (REG04[6:0]) and VREG (REG06[7:2]) below this temperature.	As percentage to V <sub>(REGN)</sub>	67.75%	68.25%	68.75%	
V <sub>(T2_HYS)</sub>	Charge back to ICHG (REG04[6:0]) and VREG (REG06[7:2]) above this temperature.	As percentage to V <sub>(REGN)</sub>		1.4%		
V <sub>(T3)</sub>	T3 (45°C) threshold, charge back to ICHG (REG04[6:0]) and VREG-200 mV (REG06[7:2]) above this temperature.	As percentage to V <sub>(REGN)</sub>	44.25v	44.75%	45.25%	
V <sub>(T3_HYS)</sub>	Charge back to ICHG (REG04[6:0]) and VREG (REG06[7:2]) below this temperature.	As percentage to V <sub>(REGN)</sub>		1%		
V <sub>(T5)</sub>	T5 (60°C) threshold, charge suspended above this temperature.	As percentage to V <sub>(REGN)</sub>	33.875%	34.375%	34.875%	
V <sub>(T5_HYS)</sub>	Charge back to ICHG (REG04[6:0]) and VREG-200 mV (REG06[7:2]) below this temperature.	As percentage to V <sub>(REGN)</sub>		1.25%		
COLD/HOT THERM	IISTOR COMPARATOR (BOOST MODE)					
V <sub>(BCOLD0)</sub>	Cold temperature threshold, TS pin voltage rising threshold	As percentage to V <sub>REGN</sub> , REG01[5] = 0 (Approx10°C w/ 103AT)	76.5%	77%	77.5%	
V <sub>(BCOLD0_HYS)</sub>	Cold temperature threshold, TS pin voltage falling threshold	As percentage to V <sub>REGN</sub> REG01[5] = 0		1%		
(BCOLD1)	Cold temperature threshold 1, TS pin voltage rising threshold	As percentage to V <sub>REGN</sub> REG01[5] = 1 (Approximately - 20°C w/ 103AT)	79.5%	80%	80.5%	
(BCOLD1_HYS)	Cold temperature threshold 1, TS pin voltage falling threshold	As percentage to V <sub>REGN</sub> REG01[5] = 1		1%		
/ <sub>(BHOT0)</sub>	Hot temperature threshold, TS pin voltage falling threshold	As percentage to V <sub>REGN</sub> REG01[7:6] = 01 (Approx. 55°C w/ 103AT)	37.25%	37.75%	38.25%	
V(BHOT0_HYS)	Hot temperature threshold, TS pin voltage rising threshold	As percentage to V <sub>REGN</sub> REG01[7:6] = 01		3%		
(BHOT1)	Hot temperature threshold 1, TS pin voltage falling threshold	As percentage to V <sub>REGN</sub> REG01[7:6] = 00 (Approx. 60°C w/ 103AT)	33.875%	34.375%	34.875%	
V <sub>(BHOT1_HYS)</sub>	Hot temperature threshold 1, TS pin voltage rising threshold	As percentage to V <sub>REGN</sub> REG01[7:6] = 00		3%		
V <sub>(BHOT2)</sub>	Hot temperature threshold 2, TS pin voltage falling threshold	As percentage to V <sub>REGN</sub> REG01[7:6] = 10 (Approx. 65°C w/ 103AT)	30.75%	31.25%	31.75%	
V <sub>(BHOT2_HYS)</sub>	Hot temperature threshold 2, TS pin voltage rising threshold	As percentage to V <sub>REGN</sub> REG01[7:6] =10		3%		
PWM						
sw	PWM switching frequency, and digital clock	Oscillator frequency	1.32		1.68	MHz
D <sub>MAX</sub>	Maximum PWM duty cycle			97%		
BOOST MODE OPI	,,					
(OTG_REG_RANGE)	Typical boost mode regulation voltage range		4.55		5.55	V
(OTG_REG_STEP)	Typical boost mode regulation voltage step			64		mV
(OTG_REG_ACC)	Boost mode regulation voltage accuracy	I(VBUS) = 0 A, BOOSTV=4.998V (REG0A[7:4] = 0111)	- 3%		3%	
(OTG BAT)	Battery voltage exiting boost mode	BAT falling	2.6		2.9	V
(OTG)	Typical boost mode output current range	-	0.5		2.45	A
(OTG_OCP_ACC)	Boost mode RBFET over-current protection accuracy	BOOST_LIM =1.2 A (REG0A[2:0]=010)	1.2		1.65	A
(OTG_OCP_ACC)	Boost mode over-voltage threshold	Rising threshold	5.8	6		V
REGN LDO	J		0.0			•
	REGN LDO output voltage	V <sub>(VBUS)</sub> = 9 V, I <sub>(REGN)</sub> = 40 mA	5.6	6	6.4	V
(REGN)		$V_{(VBUS)} = 5 V, I_{(REGN)} = 40 mA$ $V_{(VBUS)} = 5 V, I_{(REGN)} = 20 mA$	4.7	4.8	0.4	V
(REGN)	REGN LDO current limit	$V_{(VBUS)} = 9 V, V_{(REGN)} = 2.0 \text{ m/s}$ $V_{(VBUS)} = 9 V, V_{(REGN)} = 3.8 V$	50			mA
. ,	AL CONVERTER (ADC)	(VDUS) 0 1, (REGN) 0.0 V				
RES	Resolution	Rising threshold		7		bits
	ารองเนแปไ	V <sub>(VBUS)</sub> > V <sub>BAT</sub> + V <sub>(SLEEP)</sub> or OTG mode is	2.304	<u>/</u>	4.848	V
		enabled				

Copyright © 2022 Texas Instruments Incorporated



 $V_{VBUS\_UVLOZ} < V_{VBUS} < V_{ACOV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to +125°C and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(BAT_RES)</sub>	Typical battery voltage resolution			20		mV
V	Turnical quatern voltage range	$V_{(VBUS)}$ > $V_{BAT}$ + $V_{(SLEEP)}$ or OTG mode is enabled	2.304		4.848	V
V(SYS_RANGE)	Typical system voltage range	$\rm V_{(VBUS)}$ < $\rm V_{BAT}$ + $\rm V_{(SLEEP)}$ and OTG mode is disabled	V <sub>SYS_MIN</sub>		4.848	V
V <sub>(SYS_RES)</sub>	Typical system voltage resolution			20		mV
V <sub>(VBUS_RANGE)</sub>	Typical $V_{VBUS}$ voltage range	$V_{(VBUS)}$ > $V_{BAT}$ + $V_{(SLEEP)}$ or OTG mode is enabled	2.6		15.3	V
V <sub>(VBUS_RES)</sub>	Typical V <sub>VBUS</sub> voltage resolution			100		mV
I <sub>BAT(RANGE)</sub>	Typical battery charge current range	$V_{(VBUS)}$ > $V_{BAT}$ + $V_{(SLEEP)}$ and $V_{BAT}$ > $V_{BAT(SHORT)}$	0		6.4	А
I <sub>BAT(RES)</sub>	Typical battery charge current resolution			50		mA
V <sub>(TS_RANGE)</sub>	Typical TS voltage range		21%		80%	
V <sub>(TS_RES)</sub>	Typical TS voltage resolution			0.47%		
	TG, CE, PSEL, QON)					
V <sub>IH</sub>	Input high threshold level		1.3			
VIL	Input low threshold level				0.4	V
I <sub>IN(BIAS)</sub>	High Level Leakage Current	Pull-up rail 1.8 V			1	μA
		Battery only mode		BAT		V
V <sub>(QON)</sub>	Internal /QON pull-up	V <sub>(VBUS)</sub> = 9 V		5.8		V
		V <sub>(VBUS)</sub> = 5 V		4.3		V
R <sub>(QON)</sub>	Internal /QON pull-up resistance			200		kΩ
LOGIC I/O PIN (IN	NT, STAT, PG , DSEL)					
V <sub>OL</sub>	Output low threshold level	Sink current = 5 mA, sink current			0.4	V
I <sub>OUT_BIAS</sub>	High level leakage current	Pull-up rail 1.8 V			1	μA
I <sup>2</sup> C INTERFACE (	SCL, SDA)		_I		I	
VIH	Input high threshold level, SCL and SDA	Pull-up rail 1.8 V	1.3			
V <sub>IL</sub>	Input low threshold level	Pull-up rail 1.8 V			0.4	V
V <sub>OL</sub>	Output low threshold level	Sink current = 5 mA, sink current			0.4	V
IBIAS	High level leakage current	Pull-up rail 1.8 V			1	μA




## 8.6 Timing Requirements

			MIN	NOM	MAX	UNIT
VBUS/BAT PO	WER UP					
t <sub>BADSRC</sub>	Bad Adapter detection duration			30		msec
BAT OVER-VO	LTAGE PROTECTION				1	
t <sub>BATOVP</sub>	Battery over-voltage deglitch time to disable charge			1		μs
BATTERY CHA	ARGER					
t <sub>RECHG</sub>	Recharge deglitch time			20		ms
CURRENT PU	LSE CONTROL					
t <sub>PUMPX_STOP</sub>	Current pulse control stop pulse		430		570	ms
t <sub>PUMPX_ON1</sub>	Current pulse control long on pulse		240		360	ms
t <sub>PUMPX_ON2</sub>	Current pulse control short on pulse		70		130	ms
t <sub>PUMPX_OFF</sub>	Current pulse control off pulse		70		130	ms
t <sub>PUMPX_DLY</sub>	Current pulse control stop start delay		80		225	ms
BATTERY MO	NITOR					
t <sub>CONV</sub>	Conversion time	CONV_RATE(REG02[6]) = 0		8	1000	ms
QON AND SHI	PMODE TIMING					
t <sub>SHIPMODE</sub>	QON low time to turn on BATFET and exit ship mode	$T_J = -10^{\circ}C$ to +60°C	1.25		2.25	s
t <sub>QON_RST</sub>	QON low time to enable full system reset	$T_{\rm J} = -10^{\circ}$ C to +60°C	12		18	s
t <sub>BATFET_RST</sub>	BATFET off time during full system reset	$T_{\rm J} = -10^{\circ}{\rm C}$ to +60°C	350		550	ms
t <sub>SM_DLY</sub>	Enter ship mode delay	$T_{\rm J} = -10^{\circ}{\rm C}$ to +60°C	10		15	s
I2C INTERFAC	E					
f <sub>SCL</sub>	SCL clock frequency				400	kHz
DIGITAL CLOC	CK and WATCHDOG TIMER					
f <sub>LPDIG</sub>	Digital low power clock	REGN LDO disabled	18	30	45	kHz
f <sub>DIG</sub>	Digital clock	REGN LDO enabled	1320	1500	1680	kHz
t	Watchdog rosat time	WATCHDOG (REG07[5:4])=11, REGN LDO disabled	100	160		s
t <sub>WDT</sub>	Watchdog reset time	WATCHDOG (REG07[5:4])=11, REGN LDO enabled	136	160		S




## 8.7 Typical Characteristics





## 8.7 Typical Characteristics (continued)






## 9 Detailed Description

The device is a highly integrated 5-A siwtch-mode battery charger for single cell Li-Ion and Li-polymer battery. It is highly integrated with the input reverse-blocking FET (RBFET, Q1), high-side siwtching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET, Q4). The device also integrates the boostrap diode for the high-side gate drive.

## 9.1 Functional Block Diagram





## 9.2 Feature Description

### 9.2.1 Device Power-On-Reset (POR)

The internal bias circuits are powered from the higher voltage of VBUS and BAT. When VBUS rises above  $V_{VBUS\_UVLOZ}$  or BAT rises above  $V_{BAT\_UVLOZ}$ , the sleep comparator, battery depletion comparator and BATFET driver are active. I<sup>2</sup>C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

### 9.2.2 Device Power Up from Battery without Input Source

If only battery is present and the voltage is above depletion threshold ( $V_{BAT_DPLZ}$ ), the BATFET turns on and connects battery to system. The REGN LDO stays off to minimize the quiescent current. The low  $R_{DS(ON)}$  of BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time. The device always monitors the discharge current through BATFET ( $\ddagger$  9.2.6.3). When the system is overloaded or shorted (IBAT > I\_{BATFET\_OCP}), the device turns off BATFET immediately and set BATFET\_DIS bit to indicate BATFET is disabled until the input source plugs in again or one of the methods describe in  $\ddagger$  9.2.10.2 is applied to re-enable BATFET.

### 9.2.3 Device Power Up from Input Source

When an input source is plugged in, the device checks the input source voltage to turn on REGN LDO and all the bias circuits. It detects and sets the input current limit before the buck converter is started when AUTO\_DPDM\_EN bit is set. The power up sequence from input source is as listed:

- 1. Power Up REGN LDO
- 2. Poor Source Qualification
- 3. 节 9.2.3.3 based on D+/D- (BQ25890) or PSEL (BQ25892) to set default Input Current Limit (IINLIM) register and input source type
- 4. Input Voltage Limit Threshold Setting (VINDPM threshold)
- 5. Converter Power-up

## 9.2.3.1 Power Up REGN Regulation (LDO)

The REGN LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. The LDO also provides bias rail to TS external resistors. The pull-up rail of STAT and PG can be connected to REGN as well. The REGN is enabled when all the below conditions are valid.

- 1. VBUS above VVBUS UVLOZ
- 2. VBUS above V<sub>BAT</sub> + V<sub>SLEEPZ</sub> in buck mode or VBUS below V<sub>BAT</sub> + V<sub>SLEEP</sub> in boost mode
- 3. After 220 ms delay is completed

If one of the above conditions is not valid, the device is in high impedance mode (HIZ) with REGN LDO off. The device draws less than  $I_{VBUS_HIZ}$  from VBUS during HIZ state. The battery powers up the system when the device is in HIZ.

#### 9.2.3.2 Poor Source Qualification

After REGN LDO powers up, the device checks the current capability of the input source. The input source has to meet the following requirements in order to start the buck converter.

- 1. VBUS voltage below V<sub>ACOV</sub>
- 2. VBUS voltage above V<sub>VBUSMIN</sub> when pulling I<sub>BADSRC</sub> (typical 30mA)

Once the input source passes all the conditions above, the status register bit VBUS\_GD is set high and the INT pin is pulsed to signal to the host. If the device fails the poor source detection, it repeats poor source qualification every 2 seconds.



### 9.2.3.3 Input Source Type Detection

After the VBUS\_GD bit is set and REGN LDO is powered, the charger device runs  $\ddagger$  9.2.3.3 when AUTO\_DPDM\_EN bit is set.

The BQ25890 follows the USB Battery Charging Specification 1.2 (BC1.2) and to detect input source (SDP/CDP/ DCP) and non-standard adapter through USB D+/D- lines. In addition, when USB DCP is detected, it initiates adjustable high voltage adapter handshake on D+/D-. The device supports MaxCharge <sup>™</sup> handshake when MAXC\_EN or HVDCP\_EN is set. The BQ25892 sets input current limit through PSEL and OTG pins.

After input source type detection, an INT pulse is asserted to the host. In addition, the following registers and pin are changed:

- 1. Input Current Limit (IINLIM) register is changed to set current limit
- 2. PG\_STAT bit is set
- 3. PG pin goes low (BQ25892)


The host can over-write IINLIM register to change the input current limit if needed. The charger input current is always limited by the lower of IINLIM register or ILIM pin at all-time regardless of Input Current Optimizer (ICO) is enable or disabled.

When AUTO\_DPDM\_EN is disabled, the † 9.2.3.3 is bypassed. The Input Current Limit (IINLIM) register, VBUS\_STAT, and SPD\_STAT bits are unchanged from previous values.

#### 9.2.3.3.1 D+/D - Detection Sets Input Current Limit (BQ25890)

The BQ25890 contains a D+/D - based input source detection to set the input current limit automatically. The D+/D- detection includes standard USB BC1.2, non-standard adapter, and adjustable high voltage adapter detections. When input source is plugged-in, the device starts standard USB BC1.2 detections. The USB BC1.2 is capable to identify Standard Downstream Port (SDP), Charging Downstream Port (CDP), and Dedicated Charging Port (DCP). When the Data Contact Detection (DCD) timer of 500ms is expired, the non-standard adapter detection is applied to set the input current limit.

When DCP is detected, the device initates adjustable high voltage adapter handshake including MaxCharge<sup>™</sup>, etc. The handshake connects combinations of voltage source(s) and/or current sink on D+/D- to signal input source to raise output voltage from 5 V to 9 V / 12 V. The adjustable high voltage adapter handshake can be disabled by clearing MAXC\_EN and/or HVDCP\_EN bits.



NON-STANDARD ADAPTER	D+ THRESHOLD	D- THRESHOLD	INPUT CURRENT LIMIT					
Divider 1	$V_{D+}$ within $V_{2P7_VTH}$	$V_{D_{-}}$ within $V_{2P0_{-}VTH}$	2.1A					
Divider 2	$V_{D+}$ within $V_{1P2\_VTH}$	$V_{D_{-}}$ within $V_{1P2_{-}VTH}$	2A					
Divider 3	$V_{D+}$ within $V_{2P0_VTH}$	$V_{D_{-}}$ within $V_{2P7_{-}VTH}$	1A					
Divider 4	$V_{D+}$ within $V_{2P7_VTH}$	$V_{D_{-}}$ within $V_{2P7_{-}VTH}$	2.4A					

## 表 9-1. Non-Standard Adapter Detection

#### 表 9-2. Adjustable High Voltage Adapter D+/D- Output Configurations

ADJUSTABLE HIGH VOLTAGE HANDSHAKE	D+	D-	OUTPUT
MaxCharge (12V)	I <sub>1P6MA_ISINK</sub>	V <sub>3p45_VSRC</sub>	12 V
MaxCharge (9V)	V <sub>3p45_VSRC</sub>	I <sub>1P6MA_ISINK</sub>	9 V

After the  $\ddagger$  9.2.3.3 is done, an INT pulse is asserted to the host. In addition, the following registers including Input Current Limit register (IINLIM), VBUS\_STAT, and SDP\_STAT are updated as below:

D+/D- DETECTION	INPUT CURRENT LIMIT (IINLIM) (1)	SDP_STAT	VBUS_STAT
USB SDP (USB500)	500 mA	1	001
USB CDP	1.5 A	1	010
USB DCP	3.25 A	1	011
Divider 3	1 A	1	110
Divider 1	2.1 A	1	110
Divider 4	2.4 A	1	110
Divider 2	2 A	1	110
MaxCharge	1.5 A	1	100
Unknown Adapter	500 mA	1	101

#### 表 9-3. BQ25890 Result

(1) 500 mA current limit for 2 min.

#### 9.2.3.3.2 PSEL/OTG Pins Set Input Current Limit (BQ25892)

The BQ25892 has PSEL/OTG interface for input current limit setting to interface with USB PHY. It directly takes the USB PHY device output to decide whether the input is USB host or charging port. To implement USB100 in the system, the host can enter HiZ mode by setting EN\_HIZ bit after 2 min charging with 500 mA input current limit.

农 9-4. BQ25692 Result									
INPUT DETECTION	BAT VOLTAGE	PSEL PIN	INPUT CURRENT LIMIT (IINLIM)	SDP_STAT	VBUS_STAT				
USB SDP (USB500)	Х	High	500mA	1	001				
Adapter	Х	Low	3.25A	1	010				

#### 表 9-4. BQ25892 Result



#### 9.2.3.3.3 Force Input Current Limit Detection

In host mode, the host can force the device to run by setting FORCE\_DPDM bit. After the detection is completed, FORCE\_DPDM bit returns to 0 by itself and Input Result is updated.

#### 9.2.3.4 Input Voltage Limit Threshold Setting (VINDPM Threshold)

The device supports wide range of input voltage limit (3.9 V - 14 V) for high voltage charging and provides two methods to set Input Voltage Limit (VINDPM) threshold to facilitate autonomous detection.

1. Absolute VINDPM (FORCE\_VINDPM=1)

By setting FORCE\_VINDPM bit to 1, the VINDPM threshold setting algorithm is disabled. Register VINDPM is writable and allows host to set the absolute threshold of VINDPM function.

2. Relative VINDPM based on VINDPM\_OS registers (FORCE\_VINDPM=0) (Default)

When FORCE\_VINDPM bit is 0 (default), the VINDPM threshold setting algorithm is enabled. The VINDPM register is read only and the charger controls the register by using VINDPM Threshold setting algorithm. The algorithm allows a wide range of adapter ( $V_{VBUS OP}$ ) to be used with flexible VINDPM threshold.

After Input Voltage Limit Threshold is set, an INT pulse is generated to signal to the host.

#### 9.2.3.5 Converter Power-Up

After the input current limit is set, the converter is enabled and the HSFET and LSFET start switching. If battery charging is disabled, BATFET turns off. Otherwise, BATFET stays on to charge the battery.

The device provides soft-start when system rail is ramped up. When the system rail is below 2.2 V, the input current limit is forced to the lower of 200 mA or IINLIM register setting. After the system rises above 2.2 V, the device limits input current to the lower value of ILIM pin and IILIM register (ICO\_EN = 0) or IDPM\_LIM register (ICO\_EN = 1).

As a battery charger, the device deploys a highly efficient 1.5 MHz step-down switching regulator. The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature, simplifying output filter design.

A type III compensation network allows using ceramic capacitors at the output of the converter. An internal sawtooth ramp is compared to the internal error control signal to vary the duty cycle of the converter. The ramp height is proportional to the PMID voltage to cancel out any loop gain variation due to a change in input voltage.

In order to improve light-load efficiency, the device switches to PFM control at light load when battery is below minimum system voltage setting or charging is disabled. During the PFM operation, the switching duty cycle is set by the ratio of SYS and VBUS.

#### 9.2.4 Input Current Optimizer (ICO)

The device provides innovative Input Current Optimizer (ICO) to identify maximum power point without overload the input source. The algorithm automatically identify maximum input current limit of power source without entering VINDPM to avoid input source overload.

This feature is enabled by default (ICO\_EN=1) and can be disabled by setting ICO\_EN bit to 0. After DCP or MaxCharge type input source is detected based on the procedures previously described († 9.2.3.3). The algorithm runs automatically when ICO\_EN bit is set. The algorithm can also be forced to execute by setting FORCE\_ICO bit regardless of input source type detected.

The actual input current limit used by the  $\ddagger$  9.2.6.2 is reported in IDPM\_LIM register while Input Current Optimizer is enabled (ICO\_EN = 1) or set by IINLIM register when the algorithm is disabled (ICO\_EN = 0). In addition, the current limit is clamped by ILIM pin unless EN\_ILIM bit is 0 to disable ILIM pin function.



### 9.2.5 Boost Mode Operation from Battery

The device supports boost converter operation to deliver power from the battery to other portable devices through USB port. The boost mode output current rating meets the USB On-The-Go 500 mA (BOOST\_LIM bits = 000) output requirement. The maximum output current is up to 2.4 A. The boost operation can be enabled if the conditions are valid:

- 1. BAT above BAT<sub>LOWV</sub>
- 2. VBUS less than BAT+V<sub>SLEEP</sub> (in sleep mode)
- 3. Boost mode operation is enabled (OTG pin HIGH and OTG\_CONFIG bit =1)
- 4. Voltage at TS (thermistor) pin is within range configured by Boost Mode Temperature Monitor as configured by BHOT and BCOLD bits
- 5. After 30 ms delay from boost mode enable

In boost mode, the device employs a 500 KHz or 1.5 MHz (selectable using BOOST\_FREQ bit) step-up switching regulator based on system requirements. To avoid frequency change during boost mode operations, write to boost frequency configuration bit (BOOST\_FREQ) is ignored when OTG\_CONFIG is set.

During boost mode, the status register VBUS\_STAT bits is set to 111, the VBUS output is 5V by default (selectable via BOOSTV register bits) and the output current can reach up to 2.4 A, selected via  $I^2C$  (BOOST\_LIM bits). The boost output is maintained when BAT is above V<sub>OTG BAT</sub> threshold


#### 9.2.6 Power Path Management

The device accommodates a wide range of input sources from USB, wall adapter, to car battery. The device provides automatic power path selection to supply the system (SYS) from input source (VBUS), battery (BAT), or both.

### 9.2.6.1 Narrow VDC Architecture

The device deploys Narrow VDC architecture (NVDC) with BATFET separating system from battery. The minimum system voltage is set by SYS\_MIN bits. Even with a fully depleted battery, the system is regulated above the minimum system voltage (default 3.5 V).

When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is regulated above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, BATFET is fully on and the voltage difference between the system and battery is the  $V_{DS}$  of BATFET. The status register VSYS\_STAT bit goes high when the system is in minimum system voltage regulation.



#### 9.2.6.2 Dynamic Power Management

To meet maximum current limit in USB spec and avoid over loading the adapter, the device features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage. When input source



is over-loaded, either the current exceeds the input current limit (IINLIM or IDPM\_LIM) or the voltage falls below the input voltage limit (VINDPM). The device then reduces the charge current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to drop. Once the system voltage falls below the battery voltage, the device automatically enters the  $\ddagger$  9.2.6.3 where the BATFET turns on and battery starts discharging so that the system is supported from both the input source and battery.

During DPM mode, the status register bits VDPM\_STAT (VINDPM) and/or IDPM\_STAT (IINDPM) is/are set high. 9-3 shows the DPM response with 9V/1.2A adapter, 3.2-V battery, 2.8-A charge current and 3.4-V minimum system voltage setting.





图 9-3. DPM Response

#### 9.2.6.3 Supplement Mode

When the system voltage falls below the battery voltage, the BATFET turns on and the BATFET gate is regulated the gate drive of BATFET so that the minimum BATFET VDS stays at 30 mV when the current is low. This prevents oscillation from entering and exiting the  $\ddagger$  9.2.6.3. As the discharge current increases, the BATFET gate is regulated with a higher voltage to reduce  $R_{DS(ON)}$  until the BATFET is in full conduction. At this point onwards, the BATFET VDS linearly increases with discharge current. A shows the V-I curve of the BATFET gate regulation operation. BATFET turns off to exit  $\ddagger$  9.2.6.3 when the battery is below battery depletion threshold.





#### 9.2.7 Battery Charging Management

The device charges 1-cell Li-lon battery with up to 5-A charge current for high capacity battery. The  $11-m \Omega$  BATFET improves charging efficiency and minimize the voltage drop during discharging.

#### 9.2.7.1 Autonomous Charging Cycle

With battery charging is enabled (CHG\_CONFIG bit = 1 and  $\overline{CE}$  pin is low), the device autonomously completes a charging cycle without host involvement. The device default charging parameters are listed in  $\frac{1}{2}$  9-5. The host can always control the charging operations and optimize the charging parameters by writing to the corresponding registers through l<sup>2</sup>C.

DEFAULT MODE	BQ25890	BQ25892		
Charging Voltage	4.208 V	4.208 V		
Charging Current	2.048 A	2.048 A		
Pre-charge Current	128 mA	128 mA		
Termination Current	256 mA	256 mA		
Temperature Profile	JEITA	JEITA		
Safety Timer	12 hour	12 hour		

表 9-5. Charging Parameter Default Setting	表 9-5.	Charging	Parameter	<b>Default Setting</b>
---	--------	----------	-----------	------------------------

A new charge cycle starts when the following conditions are valid:

- Converter starts
- Battery charging is enabled by setting CHG\_CONFIG bit, /CE pin is low and ICHG register is not 0 mA
- No thermistor fault on TS pin
- No safety timer fault
- BATFET is not forced to turn off (BATFET\_DIS bit = 0)

The charger device automatically terminates the charging cycle when the charging current is below termination threshold, charge voltage is above recharge threshold, and device not in DPM mode or thermal regulation. When a full battery voltage is discharged below recharge threshold (threshold selectable via VRECHG bit), the device automatically starts a new charging cycle. After the charge is done, either toggle  $\overline{CE}$  pin or CHG\_CONFIG bit can initiate a new charging cycle.

The STAT output indicates the charging status of charging (LOW), charging complete or charge disable (HIGH) or charging fault (Blinking). The STAT output can be disabled by setting STAT\_DIS bit. In addition, the status register (CHRG\_STAT) indicates the different charging phases: 00-charging disable, 01-precharge, 10-fast charge (constant current) and constant voltage mode, 11-charging done. Once a charging cycle is completed, an INT is asserted to notify the host.

#### 9.2.7.2 Battery Charging Profile

The device charges the battery in three phases: preconditioning, constant current and constant voltage. At the beginning of a charging cycle, the device checks the battery voltage and regulates current / voltage.

VBAT	CHARGING CURRENT	REG DEFAULT SETTING	CHRG_STAT		
< 2 V	IBATSHORT	-	01		
2 V - 3 V	I <sub>PRECHG</sub>	128 mA	01		
> 3 V	I <sub>CHG</sub>	2048 mA	10		

表 9-6. Charging Current Setting

If the charger device is in DPM regulation or thermal regulation during charging, the charging current can be less than the programmed value. In this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate.




图 9-5. Battery Charging Profile

## 9.2.7.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold, and the current is below termination current. After the charging cycle is completed, the BATFET turns off. The converter keeps running to power the system, and BATFET can turn on again to engage  $\ddagger$  9.2.6.3.

When termination occurs, the status register CHRG\_STAT is set to 11, and an INT pulse is asserted to the host. Termination is temporarily disabled when the charger device is in input current, voltage or thermal regulation. Termination can be disabled by writing 0 to EN\_TERM bit prior to charge termination.

## 9.2.7.4 Resistance Compensation (IRCOMP)

For high current charging system, resistance between charger output and battery cell terminal such as board routing, connector, MOSFETs and sense resistor can force the charging process to move from constant current to constant voltage too early and increase charge time. To speed up the charging cycle, the device provides resistance compensation (IRCOMP) feature which can extend the constant current charge time to delivery maximum power to battery.

The device allows the host to compensate for the resistance by increasing the voltage regulation set point based on actual charge current and the resistance as shown below. For safe operation, the host should set the maximum allowed regulation voltage register ( $V_{CLAMP}$ ) and the minimum resistance compensation (BATCOMP).

 $V_{REG\_ACTUAL} = VREG + min(I_{CHRG\_ACTUAL} \times BATCOMP, V_{CLAMP})$ 

(1)

## 9.2.7.5 Thermistor Qualification

## 9.2.7.5.1 JEITA Guideline Compliance in Charge Mode

To improve the safety of charging Li-ion batteries, JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges.

The device continuously monitors battery temperature by measuring the voltage between the TS pins and ground, typically determined by a negative temperature coefficient thermistor (NTC) and an external voltage divider. The device compares this voltage against its internal thresholds to determine if charging is allowed. To initiate a charge cycle, the voltage on TS pin must be within the  $V_{T1}$  to  $V_{T5}$  thresholds. If TS voltage exceeds the T1 - T5 range, the controller suspends charging and waits until the battery temperature is within the T1 to T5



range. At cool temperature (T1 - T2), JEITA recommends the charge current to be reduced to at least half of the charge current or lower. At warm temperature (T3 - T5), JEITA recommends charge voltage below nominal charge voltage.

The device provides flexible voltage/current settings beyond the JEITA requirement. The voltage setting at warm temperature (T3 – T5) can be 200 mV below charge voltage (JEITA\_VSET=0). The current setting at cool temperature (T1 – T2) can be further reduced to 20% or 50% of fast charge current (JEITA\_ISET bit).




图 9-6. TS Resistor Network




图 9-7. Charging Values

Assuming a 103AT NTC thermistor on the battery pack as shown in 图 9-6, the value RT1 and RT2 can be determined by using 方程式 2:

$$RT2 = \frac{V_{REGN} \times RTH_{COLD} \times RTH_{HOT} \times \left(\frac{1}{VT1} - \frac{1}{VT5}\right)}{RTH_{HOT} \times \left(\frac{V_{REGN}}{VT5} - 1\right) - RTH_{COLD} \times \left(\frac{V_{REGN}}{VT1} - 1\right)}$$

$$RT1 = \frac{\frac{V_{REGN}}{VT1} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}}$$

Select 0°C to 60°C range for Li-ion or Li-polymer battery, RTH<sub>T1</sub> = 27.28 k  $\Omega$ RTH<sub>T5</sub> = 3.02 k  $\Omega$ RT1 = 5.24 k  $\Omega$ RT2 = 30.31 k  $\Omega$  (2)



#### 9.2.7.5.2 Cold/Hot Temperature Window in Boost Mode

For battery protection during boost mode, the device monitors the battery temperature to be within the  $V_{BCOLDx}$  to  $V_{BHOTx}$  thresholds unless boost mode temperature is disabled by setting BHOT bits to 11. When temperature is outside of the temperature thresholds, the boost mode is suspended. Once temperature is within thresholds, the boost mode is recovered.

	Temperature Range to Boost
V <sub>REGN</sub>	Boost Disable
(-10°C / 20°C)	
	Boost Enable
V <sub>BHOTx</sub>	
(55°C / 60°C /	65°C)
	Boost Disable
AGND —	

图 9-8. TS Pin Thermistor Sense Thresholds in Boost Mode

### 9.2.7.6 Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety timer is 4 hours when the battery is below  $V_{BATLOWV}$  threshold. The user can program fast charge safety timer through I<sup>2</sup>C (CHG\_TIMER bits). When safety timer expires, the fault register CHRG\_FAULT bits are set to 11 and an INT is asserted to the host. The safety timer feature can be disabled via I2C by setting EN\_TIMER bit.

During input voltage, current or thermal regulation, the safety timer counts at half clock rate as the actual charge current is likely to be below the register setting. For example, if the charger is in input current regulation (IDPM\_STAT = 1) throughout the whole charging cycle, and the safety time is set to 5 hours, the safety timer will expire in 10 hours. This half clock rate feature can be disabled by writing 0 to TMR2X\_EN bit.

#### 9.2.8 Battery Monitor

The device includes a battery monitor to provide measurements of VBUS voltage, battery voltage, system voltage, thermistor ratio, and charging current, and charging current based on the device modes of operation. The measurements are reported in Battery Monitor Registers (REG0E-REG12). The battery monitor can be configured as two conversion modes by using CONV\_RATE bit: one-shot conversion (default) and 1 second continuous conversion.

For one-shot conversion (CONV\_RATE = 0), the CONV\_START bit can be set to start the conversion. During the conversion, the CONV\_START is set and it is cleared by the device when conversion is completed. The conversion result is ready after  $t_{CONV}$  (maximum 1 second).

For continuous conversion (CONV\_RATE = 1), the CONV\_RATE bit can be set to initiate the conversion. During active conversion, the CONV\_START is set to indicate conversion is in progress. The battery monitor provides conversion result every 1 second automatically. The battery monitor exits continuous conversion mode when CONV\_RATE is cleared.

When battery monitor is active, the REGN power is enabled and can increase device quiescent current. In battery only mode, the battery monitor is only active when  $V_{(BAT)} > SYS_MIN$  setting in REG03.



		MODES OF OPERATION					
PARAMETER	REGISTER	CHARGE MODE	BOOST MODE	DISABLE CHARGE MODE	BATTERY ONLY MODE		
Battery Voltage (V <sub>BAT</sub> )	REG0E	Yes	Yes	Yes	Yes		
System Voltage (V <sub>SYS</sub> )	REG0F	Yes	Yes	Yes	Yes		
Temperature (TS) Voltage ( $V_{TS}$ )	REG10	Yes	Yes	Yes	Yes		
VBUS Voltage (V <sub>VBUS</sub> )	REG11	Yes	Yes	Yes	NA		
Charge Current (I <sub>BAT</sub> )	REG12	Yes	NA	NA	NA		

## 表 9-7. Battery Monitor Modes of Operation

## 9.2.9 Status Outputs ( PG, STAT, and INT)

## 9.2.9.1 Power Good Indicator ( PG)

In BQ25892, the  $\overline{PG}$  goes LOW to indicate a good input source when:

- 1. VBUS above V<sub>VBUS\_UVLO</sub>
- 2. VBUS above battery (not in sleep)
- 3. VBUS below V<sub>ACOV</sub> threshold
- 4. VBUS above V<sub>VBUSMIN</sub> (typical 3.8 V) when I<sub>BADSRC</sub> (typical 30 mA) current is applied (not a poor source)
- 5. Completed 节 9.2.3.3

### 9.2.9.2 Charging Status Indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive LED as shown in **10-1**. The STAT pin function can be disable by setting STAT\_DIS bit.

表 9-8. STAT Pin State

CHARGING STATE	STAT INDICATOR
Charging in progress (including recharge)	LOW
Charging complete	HIGH
Sleep mode, charge disable	HIGH
Charge suspend (Input overvoltage, TS fault, timer fault, input or system overvoltage). Boost Mode suspend (due to TS Fault)	blinking at 1 Hz

## 9.2.9.3 Interrupt to Host (INT)

In some applications, the host does not always monitor the charger operation. The INT notifies the system on the device operation. The following events will generate 256-µs INT pulse.

- USB/adapter source identified (through PSEL or DPDM detection, with OTG pin)
- Good input source detected
  - VBUS above battery (not in sleep)
  - VBUS below V<sub>ACOV</sub> threshold
  - VBUS above V<sub>VBUSMIN</sub> (typical 3.8 V) when I<sub>BADSRC</sub> (typical 30 mA) current is applied (not a poor source)
- Input removed
- Charge Complete
- Any FAULT event in REG0C

When a fault occurs, the charger device sends out INT and keeps the fault state in REG0C until the host reads the fault register. Before the host reads REG0C and all the faults are cleared, the charger device would not send any INT upon new faults. To read the current fault status, the host has to read REG0C two times consecutively. The 1<sup>st</sup> read reports the pre-existing fault register status and the 2<sup>nd</sup> read reports the current fault register status.



## 9.2.10 BATET (Q4) Control

## 9.2.10.1 BATFET Disable Mode (Shipping Mode)

To extend battery life and minimize power when system is powered off during system idle, shipping, or storage, the device can turn off BATFET so that the system voltage is zero to minimize the battery leakage current. When the host set BATFET\_DIS bit, the charger can turn off BATFET immediately or delay by  $t_{SM_DLY}$  as configurated by BATFET\_DLY bit.

## 9.2.10.2 BATFET Enable (Exit Shipping Mode)

When the BATFET is disabled (in shipping mode) and indicated by setting BATFET\_DIS, one of the following events can enable BATFET to restore system power:

- 1. Plug in adapter
- 2. Clear BATFET\_DIS bit
- 3. Set REG\_RST bit to reset all registers including BATFET\_DIS bit to default (0)
- 4. A logic high to low transition on QON pin with t<sub>SHIPMODE</sub> deglitch time to enable BATFET to exit shipping mode

## 9.2.10.3 BATFET Full System Reset

The BATFET functions as a load switch between battery and system when input source is not plugged-in. By changing the state of BATFET from off to on, system connects to SYS can be effectively have a power-on-reset. The QON pin supports push-button interface to reset system power without host by change the state of BATFET.

When the  $\overline{\text{QON}}$  pin is driven to logic low for  $t_{\text{QON}\_RST}$  (typical 15 seconds) while input source is not plugged in and BATFET is enabled (BATFET\_DIS=0), the BATFET is turned off for  $t_{\text{BATFET}\_RST}$  and then it is re-enabled to reset system power. This function can be disabled by setting BATFET\_RST\_EN bit to 0.

### 9.2.11 Current Pulse Control Protocol

The device provides the control to generate the VBUS current pulse protocol to communicate with adjustable high voltage adapter in order to signal adapter to increase or decrease output voltage. To enable the interface, the EN\_PUMPX bit must be set. Then the host can select the increase/decrease voltage pulse by setting one of the PUMPX\_UP or PUMPX\_DN bit (but not both) to start the VBUS current pulse sequence. During the current pulse sequence, the PUMPX\_UP and PUMPX\_DN bits are set to indicate pulse sequence is in progress and the device pulses the input current limit between current limit set forth by IINLIM or IDPM\_LIM register and the 100mA current limit (I<sub>INDPM100\_ACC</sub>). When the pulse sequence is completed, the input current limit is returned to value set by IINLIM or IDPM\_LIM register and the PUMPX\_UP or PUMPX\_DN bit is cleared. In addition, the EN\_PUMPX can be cleared during the current pulse sequence to terminate the sequence and force charger to return to input current limit as set forth by the IINLIM or IDPM\_LIM register immediately. When EN\_PUMPX bit is low, write to PUMPX\_DN bit would be ignored and have no effect on VBUS current limit.

#### 9.2.12 Input Current Limit on ILIM

For safe operation, the device has an additional hardware pin on ILIM to limit maximum input current on ILIM pin. The input maximum current is set by a resistor from ILIM pin to ground as:

$$I_{\rm INMAX} = \frac{K_{\rm ILIM}}{R_{\rm ILIM}}$$
(3)

The actual input current limit is the lower value between ILIM setting and register setting (IINLIM). For example, if the register setting is 111111 for 3.25 A, and ILIM has a 260- $\Omega$  resistor (KILIM = 390 max.) to ground for 1.5 A, the input current limit is 1.5 A. ILIM pin can be used to set the input current limit rather than the register settings when EN\_ILIM bit is set. The device regulates ILIM pin at 0.8 V. If ILIM voltage exceeds 0.8 V, the device enters input current regulation (refer to  $\frac{11}{7}$  9.2.6.2).

The ILIM pin can also be used to monitor input current when EN\_ILIM is enabled. The voltage on ILIM pin is proportional to the input current. ILIM pin can be used to monitor the input current following 方程式 4:



 $I_{\rm IN} = \frac{K_{\rm ILIM} \times V_{\rm ILIM}}{R_{\rm ILIM} \times 0.8 \text{ V}}$ 

(4)

For example, if ILIM pin is set with 260- $\Omega$  resistor, and the ILIM voltage is 0.4 V, the actual input current 0.615 A - 0.75 A (based on KILM specified). If ILIM pin is open, the input current is limited to zero since ILIM voltage floats above 0.8 V. If ILIM pin is short, the input current limit is set by the register.

The ILIM pin function can be disabled by setting EN\_ILIM bit to 0. When the pin is disabled, both input current limit function and monitoring function are not available.

## 9.2.13 Thermal Regulation and Thermal Shutdown

## 9.2.13.1 Thermal Protection in Buck Mode

The device monitors the internal junction temperature  $T_J$  to avoid overheat the chip and limits the IC surface temperature in buck mode. When the internal junction temperature exceeds the preset thermal regulation limit (TREG bits), the device lowers down the charge current. The wide thermal regulation range from 60°C to 120°C allows the user to optimize the system thermal performance.

During thermal regulation, the actual charging current is usually below the programmed battery charging current. Therefore, termination is disabled, the safety timer runs at half the clock rate, and the status register THERM\_STAT bit goes high.

Additionally, the device has thermal shutdown to turn off the converter and BATFET when IC surface temperature exceeds  $T_{SHUT}$ . The fault register CHRG\_FAULT is set to 10 and an INT is asserted to the host. The BATFET and converter is enabled to recover when IC temperature is below  $T_{SHUT}$  HYS.

## 9.2.13.2 Thermal Protection in Boost Mode

The device monitors the internal junction temperature to provide thermal shutdown during boost mode. When IC surface temperature exceeds  $T_{SHUT}$ , the boost mode is disabled (converter is turned off) by setting OTG\_CONFIG bit low and BATFET is turned off. When IC surface temperature is below  $T_{SHUT_HYS}$ , the BATFET is enabled automatically to allow system to restore and the host can re-enable OTG\_CONFIG bit to recover.

## 9.2.14 Voltage and Current Monitoring in Buck and Boost Mode

## 9.2.14.1 Voltage and Current Monitoring in Buck Mode

The device closely monitors the input and system voltage, as well as HSFET current for safe buck and boost mode operations.

## 9.2.14.1.1 Input Overvoltage (ACOV)

The input voltage for buck mode operation is  $V_{VBUS_OP}$ . If VBUS voltage exceeds  $V_{ACOV}$ , the device stops switching immediately. During input over voltage (ACOV), the fault register CHRG\_FAULT bits sets to 01. An INT is asserted to the host.

## 9.2.14.1.2 System Overvoltage Protection (SYSOVP)

The charger device clamps the system voltage during load transient so that the components connect to system would not be damaged due to high voltage. When SYSOVP is detected, the converter stops immediately to clamp the overshoot.

## 9.2.14.2 Voltage and Current Monitoring in Boost Mode

The device closely monitors the VBUS voltage, as well as RBFET and LSFET current to ensure safe boost mode operation.

## 9.2.14.2.1 VBUS Overcurrent Protection

The charger device closely monitors the RBFET (Q1), and LSFET (Q3) current to ensure safe boost ode operation. During overcurrent condition when output current exceed ( $I_{OTG\_OCP}$ ) the device operates in hiccup mode for protection. While in hiccup mode cycle, the device turns off RBFET for  $t_{OTG\_OCP\_OFF}$  (30 ms typical) and turns on RBFET for  $t_{OTG\_OCP\_ON}$  (250 µs typical) in an attempt to restart. If the overcurrent condition is removed, the boost converter returns to normal operation. When overcurrent condition continues to exist, the



device repeats the hiccup cycle until overcurrent condition is removed. When overcurrent condition is detected the fault register bit BOOST\_FAULT is set high to indicate fault in boost operation. An INT is also asserted to the host.

#### 9.2.14.2.2 Boost Mode Overvoltage Protection

When the VBUS voltage rises above regulation target and exceeds  $V_{OTG_OVP}$ , the device enters overvoltage protection which stops switching, clears OTG\_CONFIG bit and exits boost mode. During the overvoltage duration, the fault register bit (BOOST\_FAULT) is set high to indicate fault in boost operation. An INT is also asserted to the host.

### 9.2.15 Battery Protection

### 9.2.15.1 Battery Overvoltage Protection (BATOVP)

The battery overvoltage limit is clamped at 4% above the battery regulation voltage. When battery over voltage occurs, the charger device immediately disables charge. The fault register BAT\_FAULT bit goes high and an INT is asserted to the host.

### 9.2.15.2 Battery Over-Discharge Protection

When battery is discharged below  $V_{BAT_DPL}$ , the BATFET is turned off to protect battery from over discharge. To recover from over-discharge, an input source is required at VBUS. When an input source is plugged in, the BATFET turns on. Thy is charged with  $I_{BATSHORT}$  (typically 100 mA) current when the VBAT <  $V_{SHORT}$ , or precharge current as set in IPRECHG register when the battery voltage is between  $V_{SHORT}$  and  $V_{BATLOWV}$ .

### 9.2.15.3 System Overcurrent Protection

When the system is shorted or significantly overloaded ( $I_{BAT} > I_{BATOP}$ ) so that its current exceeds the overcurrent limit, the device latches off BATFET.  $\ddagger$  9.2.10.2 can reset the latch-off condition and turn on BATFET.

### 9.2.16 Serial Interface

The device uses I<sup>2</sup>C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I<sup>2</sup>C is a bi-directional 2-wire serial interface. Only two open-drain bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Devices can be considered as hosts or targets when performing data transfers. A host is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a target.

The device operates as a target device with address 6AH (BQ25890) and 6BH (BQ25892), receiving control inputs from the host device like micro controller or a digital signal processor through REG00-REG14. Register read beyond REG14 (0x14) returns 0xFF. The I<sup>2</sup>C interface supports both standard mode (up to 100 kbits), and fast mode (up to 400 kbits). When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain and must be connected to the positive supply voltage via a current source or pull-up resistor.

#### 9.2.16.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.







图 9-9. Bit Transfer on the I<sup>2</sup>C Bus

## 9.2.16.2 START and STOP Conditions


All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCI is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the host. The bus is considered busy after the START condition, and free after the STOP condition.



#### 9.2.16.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a target cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the host into a wait state (clock stretching). Data transfer then continues when the target is ready for another byte of data and release the clock line SCL.







## 9.2.16.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9<sup>th</sup> clock pulse, are generated by the host.

The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during the 9<sup>th</sup> clock pulse, this is the Not Acknowledge signal. The host can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

### 9.2.16.5 Target Address and Data Direction Bit

After the START, a target address is sent. This address is 7 bits long followed by the eighth bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).





图 9-12. Complete Data Transfer

#### 9.2.16.6 Single Read and Write

1	7	1	1	8	1	8	1	1
S	Target Addr	0	ACK	Reg Addr	ACK	Data to Addr	ACK	Р

## 图 9-13. Single Write




### 图 9-14. Single Read

If the register address is not defined, the charger IC send back NACK and go back to the idle state.


## 9.2.16.7 Multi-Read and Multi-Write

The charger device supports multi-read and multi-write on REG00 through REG14 except REG0C.





### 图 9-15. Multi-Write



### 图 9-16. Multi-Read

REGOC is a fault register. It keeps all the fault information from last read until the host issues a new read. For example, if Charge Safety Timer Expiration fault occurs but recovers later, the fault register REGOC reports the fault when it is read the first time, but returns to normal when it is read the second time. In order to get the fault information at present, the host has to read REGOC for the second time. The only exception is NTC\_FAULT which always reports the actual condition on the TS pin. In addition, REGOC does not support multi-read and multi-write.

## 9.3 Device Functional Modes

## 9.3.1 Host Mode and Default Mode

The device is a host controlled charger, but it can operate in default mode without host management. In default mode, the device can be used an autonomous charger with no host or while host is in sleep mode. When the charger is in default mode, WATCHDOG\_FAULT bit is HIGH. When the charger is in host mode, WATCHDOG\_FAULT bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired, or default mode. All the registers are in the default settings.

In default mode, the device keeps charging the battery with 12-hour fast charging safety timer. At the end of the 12-hour, the charging is stopped and the buck converter continues to operate to supply system load. Any write command to device transitions the charger from default mode to host mode. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD\_RST bit before the watchdog timer expires (WATCHDOG\_FAULT bit is set), or disable watchdog timer by setting WATCHDOG bits=00.

When the watchdog timer (WATCHDOG\_FAULT bit = 1) is expired, the device returns to default mode and all registers are reset to default values except IINLIM, VINDPM, VINDPM\_OS, BATFET\_RST\_EN, BATFET\_DLY, and BATFET\_DIS bits.






图 9-17. Watchdog Timer Flow Chart



# 9.4 Register Maps

I2C Target Address: 6AH (1101010B + R/ W) (BQ25890)

I2C Target Address: 6BH (1101011B + R/ W) (BQ25892)

# 9.4.1 REG00

图 9-18. REG00									
7	6	5	4	3	2	1	0		
0	0	0	0	1	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

			表 9-9. REC	500			
Bit	Field	Туре	Reset	Description			
7	EN_HIZ	R/W	by REG_RST by Watchdog	Enable HIZ Mode 0 - Disable (default) 1 - Enable			
6	EN_ILIM	R/W	by REG_RST by Watchdog	Enable ILIM Pin 0 - Disable 1 - Enable (default: Enable ILIM pin (1))			
5	IINLIM[5]	R/W	by REG_RST	1600mA	Input Current Limit		
4	IINLIM[4]	R/W	by REG_RST	800mA	Offset: 100mA Range: 100mA (000000) - 3.25A (111111)		
3	IINLIM[3]	R/W	by REG_RST	400mA	Default:0001000 (500mÁ)		
2	IINLIM[2]	R/W	by REG_RST	200mA	(Actual input current limit is the lower of I2C or ILIM pin) INLIM bits are changed automaticallly after input source		
1	IINLIM[1]	R/W	by REG_RST	100mA	type detection is completed		
0	IINLIM[0]	R/W	by REG_RST	50mA	BQ25890 USB Host SDP = 500mA USB CDP = 1.5A USB DCP = 3.25A Adjustable High Voltage (MaxCharge) DCP = 1.5A Unknown Adapter = 500mA Non-Standard Adapter = 1A/2A/2.1A/2.4A BQ25892 PSEL= Hi (USB500) = 500mA PSEL= Lo = 3.25A		

#### BQ25890, BQ25892 ZHCSDI4D - MARCH 2015 - REVISED OCTOBER 2022



### 9.4.2 REG01

图 9-19. REG01									
7	6	5	4	3	2	1	0		
0	0	0	0	0	1	1	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

	表 9-10. REG01									
Bit	Field	Туре	Reset	Descriptio	n					
7	BHOT[1]	R/W	by REG_RST by Watchdog	00 - V <sub>BHC</sub>	e Hot Temperature Monitor Threshold <sub>)T1</sub> Threshold (34.75%) (default)					
6	внот[0]	R/W	by REG_RST by Watchdog	01 - V <sub>BHOT0</sub> Threshold (Typ. 37.75%) 10 - V <sub>BHOT2</sub> Threshold (Typ. 31.25%) 11 - Disable boost mode thermal protection						
5	BCOLD	R/W	by REG_RST by Watchdog	0 - V <sub>BCOL</sub>	ost Mode Cold Temperature Monitor Threshold - V <sub>BCOLD0</sub> Threshold (Typ. 77%) (default) - V <sub>BCOLD1</sub> Threshold (Typ. 80%)					
4	VINDPM_OS[4]	R/W	by REG_RST	1600mV	Input Voltage Limit Offset					
3	VINDPM_OS[3]	R/W	by REG_RST	800mV	Default: 600mV (00110) Range: 0mV - 3100mV					
2	VINDPM_OS[2]	R/W	by REG_RST	400mV	Minimum VINDPM threshold is clamped at 3.9V					
1	VINDPM_OS[1]	R/W	by REG_RST	200mV	Maximum VINDPM threshold is clamped at 15.3V When VBUS at not card is $\leq 6V$ the VINDPM OS is used					
0	VINDPM_OS[0]	R/W	by REG_RST	100mV	When VBUS at noLoad is ≤ 6V, the VINDPM_OS is used to calculate VINDPM threhold When VBUS at noLoad is > 6V, the VINDPM_OS multiple by 2 is used to calculate VINDPM threshold.					



## 9.4.3 REG02

图 9-20. REG02									
7 6 5 4 3 2 1 0									
0	0	0	1	1	1	0	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

	表 9-11. REG02									
Bit	Field	Туре	Reset	Description						
7	CONV_START	R/W	by REG_RST by Watchdog	ADC Conversion Start Control 0 - ADC conversion not active (default). 1 - Start ADC Conversion This bit is read-only when CONV_RATE = 1. The bit stays high during ADC conversion and during input source detection.						
6	CONV_RATE	R/W	by REG_RST by Watchdog	ADC Conversion Rate Selection 0 - One shot ADC conversion (default) 1 - Start 1s Continuous Conversion						
5	BOOST_FREQ	R/W	by REG_RST by Watchdog	Boost Mode Frequency Selection 0 - 1.5MHz (default) Note: Write to this bit is ignored when OTG_CONFIG is enabled.						
4	ICO_EN	R/W	by REG_RST	Input Current Optimizer (ICO) Enable 0 - Disable ICO Algorithm 1 - Enable ICO Algorithm (default)						
3	HVDCP_EN	R/W	by REG_RST	High Voltage DCP Enable (BQ25890 only) 0 - Disable HVDCP handshake 1 - Enable HVDCP handshake (default)						
2	MAXC_EN	R/W	by REG_RST	MaxCharge Adapter Enable (BQ25890 only) 0 - Disable MaxCharge handshake 1 - Enable MaxCharge handshake (default)						
1	FORCE_DPDM	R/W	by REG_RST by Watchdog	Force D+/D- Detection 0 - Not in D+/D- or PSEL detection (default) 1 - Force D+/D- detection						
0	AUTO_DPDM_EN	R/W	by REG_RST	Automatic D+/D- Detection Enable 0 - Disable D+/D- or PSEL detection when VBUS is plugged-in 1 - Enable D+/D- or PEL detection when VBUS is plugged-in (default)						

#### Copyright © 2022 Texas Instruments Incorporated



#### 9.4.4 REG03

	图 9-21. REG03									
7	6	5	4	3	2	1	0			
0	0	0	1	1	0	1	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	RW			

	表 9-12. REG03									
Bit	Field	Туре	Reset	Description						
7	BAT_LOADEN	R/W	by REG_RST by Watchdog	Battery Load (I <sub>BATLOAD</sub> ) Enable 0 - Disabled (default) 1 - Enabled						
6	WD_RST	R/W	by REG_RST by Watchdog	I2C Watchdog Timer Reset 0 - Normal (default) 1 - Reset (Back to 0 after timer reset)						
5	OTG_CONFIG	R/W	by REG_RST by Watchdog	Boost (OTG) Mode Configuration 0 - OTG Disable (default) 1 - OTG Enable						
4	CHG_CONFIG	R/W	by REG_RST by Watchdog	Charge Enable Configuration 0 - Charge Disable 1- Charge Enable (default)						
3	SYS_MIN[2]	R/W	by REG_RST	0.4V Minimum System Voltage Limit						
2	SYS_MIN[1]	R/W	by REG_RST	0.2V Offset: 3.0V Range 3.0V-3.7V						
1	SYS_MIN[02]	R/W	by REG_RST	0.1V Default: 3.5V (101)						
0	Reserved	R/W	by REG_RST by Watchdog	Reserved (default = 0)						



## 9.4.5 REG04

	图 9-22. REG04									
7	6	5	4	3	2	1	0			
0	0	1	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			

	表 9-13. REG04										
Bit	Field	Туре	Reset	Descriptio	n						
7	EN_PUMPX	R/W	by Software by Watchdog	0 - Disable	Current pulse control Enable 0 - Disable Current pulse control (default) 1- Enable Current pulse control (PUMPX_UP and PUMPX_DN)						
6	ICHG[6]	R/W	by Software by Watchdog	4096mA							
5	ICHG[5]	R/W	by Software by Watchdog	2048mA							
4	ICHG[4]	R/W	by Software by Watchdog	1024mA	Fast Charge Current Limit Offset: 0mA Range: 0mA (0000000) - 5056mA (1001111)						
3	ICHG[3]	R/W	by Software by Watchdog	512mA	Default: 2048mA (0100000) Note:						
2	ICHG[2]	R/W	by Software by Watchdog	256mA	ICHG=000000 (0mA) disables charge ICHG > 1001111 (5056mA) is clamped to register value 1001111 (5056mA)						
1	ICHG[1]	R/W	by Software by Watchdog	128mA							
0	ICHG[0]	R/W	by Software by Watchdog	64mA							

#### BQ25890, BQ25892 ZHCSDI4D - MARCH 2015 - REVISED OCTOBER 2022



#### 9.4.6 REG05

	图 9-23. REG05									
7	7 6 5 4 3 2 1 0									
0	0	0	1	0	0	1	1			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			

	表 9-14. REG05									
Bit	Field	Туре	Reset	Descripti	on					
7	IPRECHG[3]	R/W	by Software by Watchdog	512mA						
6	IPRECHG[2]	R/W	by Software by Watchdog	256mA	Precharge Current Limit Offset: 64mA					
5	IPRECHG[1]	R/W	by Software by Watchdog	128mA	Range: 64mA - 1024mA Default: 128mA (0001)					
4	IPRECHG[0]	R/W	by Software by Watchdog	64mA						
3	ITERM[3]	R/W	by Software by Watchdog	512mA						
2	ITERM[2]	R/W	by Software by Watchdog	256mA	Termination Current Limit Offset: 64mA					
1	ITERM[1]	R/W	by Software by Watchdog	128mA	Range: 64mA - 1024mA Default: 256mA (0011)					
0	ITERM[0]	R/W	by Software by Watchdog	64mA						



# 9.4.7 REG06

	图 9-24. REG06								
7	6	5	4	3	2	1	0		
0	1	0	1	1	1	1	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

	表 9-15. REG06									
Bit	Field	Туре	Reset	Reset Description						
7	VREG[5]	R/W	by Software by Watchdog	512mV						
6	VREG[4]	R/W	by Software by Watchdog	256mV	Charge Voltage Limit					
5	VREG[3]	R/W	by Software by Watchdog	128mV	Offset: 3.840V Range: 3.840V - 4.608V (110000) Default: 4.208V (010111)					
4	VREG[2]	R/W	by Software by Watchdog	64mV	VREG > 110000 (4.608V) is clamped to register value					
3	VREG[1]	R/W	by Software by Watchdog	32mV	110000 (4.608V)					
2	VREG[0]	R/W	by Software by Watchdog	16mV						
1	BATLOWV	R/W	by Software by Watchdog	0 - 2.8V	Battery Precharge to Fast Charge Threshold 0 - 2.8V 1 - 3.0V (default)					
0	VRECHG	R/W	by Software by Watchdog	Battery Recharge Threshold Offset (below Charge Voltage Limit) 0 - 100mV (V <sub>RECHG</sub> ) below VREG (REG06[7:2]) (default) 1 - 200mV (V <sub>RECHG</sub> ) below VREG (REG06[7:2])						



#### 9.4.8 REG07

	图 9-25. REG07								
7	6	6         5         4         3         2         1         0							
1	0	0	1	1	1	0	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 9-16. REG07									
Bit	Field	Туре	Reset	Description					
7	EN_TERM	R/W	by Software by Watchdog	Charging Termination Enable 0 - Disable 1 - Enable (default)					
6	STAT_DIS	R/W	by Software by Watchdog	STAT Pin Disable 0 - Enable STAT pin function (default) 1 - Disable STAT pin function					
5	WATCHDOG[1]	R/W	by Software by Watchdog	I2C Watchdog Timer Setting 00 - Disable watchdog timer					
4	WATCHDOG[0]	R/W	by Software by Watchdog	01 - 40s (default) 10 - 80s 11 - 160s					
3	EN_TIMER	R/W	by Software by Watchdog	Charging Safety Timer Enable 0 - Disable 1 - Enable (default)					
2	CHG_TIMER[1]	R/W	by Software by Watchdog	Fast Charge Timer Setting 00 - 5 hrs					
1	CHG_TIMER[0]	R/W	by Software by Watchdog	01 - 8 hrs 10 - 12 hrs (default) 11 - 20 hrs					
0	JEITA_ISET (0C-10C)	R/W	by Software by Watchdog	JEITA Low Temperature Current Setting 0 - 50% of ICHG (REG04[6:0]) 1 - 20% of ICHG (REG04[6:0]) (default)					

# ۰.



# 9.4.9 REG08

	图 9-26. REG08								
7	6	5	4	3	2	1	0		
0	0	0	0	0	0	1	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

	表 9-17. REG08									
Bit	Field	Туре	Reset	Description	on					
7	BAT_COMP[2]	R/W	by Software by Watchdog	80m Ω						
6	BAT_COMP[1]	R/W	by Software by Watchdog	40m Ω	IR Compensation Resistor Setting Range: 0 − 140mΩ _ Default: 0Ω (000) (i.e. Disable IRComp)					
5	BAT_COMP[0]	R/W	by Software by Watchdog	20m Ω						
4	VCLAMP[2]	R/W	by Software by Watchdog	128mV	IR Compensation Voltage Clamp					
3	VCLAMP[1]	R/W	by Software by Watchdog	64mV	above VREG (REG06[7:2]) Offset: 0mV Range: 0-224mV					
2	VCLAMP[0]	R/W	by Software by Watchdog	32mV	Default: 0mV (000)					
1	TREG[1]	R/W	by Software by Watchdog	00 - 60°C	-					
0	TREG[0]	R/W	by Software by Watchdog	01 - 80°C 10 - 100°C 11 - 120°C (default)						

Copyright © 2022 Texas Instruments Incorporated



#### 9.4.10 REG09

	图 9-27. REG09								
7	6	5	4	3	2	1	0		
0	1	0	0	0	1	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

	表 9-18. REG09								
Bit	Field	Туре	Reset	Description					
7	FORCE_ICO	R/W	by Software by Watchdog	Force Start Input Current Optimizer (ICO) 0 - Do not force ICO (default) 1 - Force ICO Note: This bit is can only be set only and always returns to 0 after ICO starts					
6	TMR2X_EN	R/W	by Software by Watchdog	Safety Timer Setting during DPM or Thermal Regulation 0 - Safety timer not slowed by 2X during input DPM or thermal regulation 1 - Safety timer slowed by 2X during input DPM or thermal regulation (default)					
5	BATFET_DIS	R/W	by Software	Force BATFET off to enable ship mode 0 - Allow BATFET turn on (default) 1 - Force BATFET off					
4	JEITA_VSET (45C-60C)	R/W	by Software by Watchdog	JEITA High Temperature Voltage Setting 0 - Set Charge Voltage to VREG-200mV during JEITA hig temperature (default) 1 - Set Charge Voltage to VREG during JEITA high temperature					
3	BATFET_DLY	R/W	by Software	BATFET turn off delay control 0 - BATFET turn off immediately when BATFET_DIS bit is set (default) 1 - BATFET turn off delay by t <sub>SM_DLY</sub> when BATFET_DIS bit is set					
2	BATFET_RST_EN	R/W	by Software	BATFET full system reset enable 0 - Disable BATFET full system reset 1 - Enable BATFET full system reset (default)					
1	PUMPX_UP	R/W	by Software by Watchdog	Current pulse control voltage up enable 0 - Disable (default) 1 - Enable Note: This bit is can only be set when EN_PUMPX bit is set and returns to 0 after current pulse control sequence is completed					
0	PUMPX_DN	R/W	by Software by Watchdog	Current pulse control voltage down enable 0 - Disable (default) 1 - Enable Note: This bit is can only be set when EN_PUMPX bit is set and returns to 0 after current pulse control sequence is completed					

# 表 9-18. REG09



# 9.4.11 REG0A

	图 9-28. REG0A								
7	6	5	4	3	2	1	0		
0	1	1	1	0	0	1	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

	表 9-19. REG0A								
Bit	Field	Туре	Reset	Description					
7	BOOSTV[3]	R/W	by Software by Watchdog	512mV					
6	BOOSTV[2]	R/W	by Software by Watchdog	256mV	Boost Mode Voltage Regulation Offset: 4.55V				
5	BOOSTV[1]	R/W	by Software	128mV	Range: 4.55V - 5.51V Default:4.998V(0111)				
4	BOOSTV[0]	R/W	by Software by Watchdog	64mV					
3	Reserved	R/W	by Software by Watchdog	Reserved (default	= 0)				
2	BOOST_LIM[2]	R/W	by Software by Watchdog	000: 0.5A 001: 0.75A					
1	BOOST_LIM[1]	R/W	by Software by Watchdog	010: 1.2A 011: 1.4A 100: 1.65A	Boost Mode Current Limit Default: 1.4A (011)				
0	BOOST_LIM[0]	R/W	by Software by Watchdog	101: 1.875A 110: 2.15A 111: 2.45A					

#### BQ25890, BQ25892 ZHCSDI4D - MARCH 2015 - REVISED OCTOBER 2022



#### 9.4.12 REG0B

图 9-29. REG0B									
7	6	5	4	3	2	1	0		
x	x	x	x	x	x	x	x		
R	R	R	R	R	R	R	R		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

	表 9-20. REG0B									
Bit	Field	Туре	Reset	Description						
7	VBUS_STAT[2]	R	N/A	VBUS Status register						
6	VBUS_STAT[1]	R	N/A	BQ25890 000: No Input 001: USB Host SDP						
5	VBUS_STAT[0]	R	N/A	010: USB CDP (1.5A) 011: USB CDP (1.5A) 100: Adjustable High Voltage DCP (MaxCharge) (1.5A) 101: Unknown Adapter (500mA) 110: Non-Standard Adapter (1A/2A/2.1A/2.4A) 111: OTG BQ25892 000: No Input 001: USB Host SDP 010: Adapter (3.25A) 111: OTG Note: Software current limit is reported in IINLIM register						
4	CHRG_STAT[1]	R	N/A	Charging Status						
3	CHRG_STAT[0]	R	N/A	00     - Not Charging       01     - Pre-charge (< V <sub>BATLOWV</sub> )       10     - Fast Charging       11     - Charge Termination Done						
2	PG_STAT	R	N/A	Power Good Status 0 - Not Power Good 1 - Power Good						
1	Reserved			Reserved: Always reads 0						
0	VSYS_STAT	R	N/A	VSYS Regulation Status 0 - Not in VSYSMIN regulation (BAT > VSYSMIN) 1 - In VSYSMIN regulation (BAT < VSYSMIN)						

#### 48 Submit Document Feedback



# 9.4.13 REG0C

图 9-30. REG0C										
7	6	5	4	3	2	1	0			
х	x	х	x	x	x	x	x			
R	R	R	R	R	R	R	R			

	表 9-21. REG0C										
Bit	Field	Туре	Reset	Description							
7	WATCHDOG_FAULT	R	N/A	Watchdog Fault Status Status 0 - Normal 1- Watchdog timer expiration							
6	BOOST_FAULT	R	N/A	Boost Mode Fault Status 0 - Normal 1 - VBUS overloaded in OTG, or VBUS OVP, or battery is too low in boost mode							
5	CHRG_FAULT[1]	R	N/A	Charge Fault Status							
4	CHRG_FAULT[0]	R	N/A	00 - Normal 01 - Input fault (VBUS > V <sub>ACOV</sub> or VBAT < VBUS < V <sub>VBUSMIN</sub> (typical 3.8V)) 10 - Thermal shutdown 11 - Charge Safety Timer Expiration							
3	BAT_FAULT	R	N/A	Battery Fault Status 0 - Normal 1 - BATOVP (VBAT > V <sub>BATOVP</sub> )							
2	NTC_FAULT[2]	R	N/A	NTC Fault Status							
1	NTC_FAULT[1]	R	N/A	Buck Mode: 000 - Normal							
0	NTC_FAULT[0]	R	N/A	010 - TS Warm 011 - TS Cool 101 - TS Cold 110 - TS Hot Boost Mode: 000 - Normal 101 - TS Cold 110 - TS Hot							



#### 9.4.14 REG0D

	图 9-31. REG0D										
7	6	5	4	3	2	1	0				
0	0	0	1	0	0	1	0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

	表 9-22. REG0D										
Bit	Field	Туре	Reset	Descriptio	n						
7	FORCE_VINDPM	R/W	by Software	VINDPM Threshold Setting Method 0 - Run Relative VINDPM Threshold (default) 1 - Run Absolute VINDPM Threshold							
6	VINDPM[6]	R/W	by Software	6400mV	Absolute VINDPM Threshold						
5	VINDPM[5]	R/W	by Software	3200mV	Offset: 2.6V Range: 3.9V (0001101) - 15.3V (1111111)						
4	VINDPM[4]	R/W	by Software	1600mV	Default: 4.4V (0010010)						
3	VINDPM[3]	R/W	by Software	800mV	Note: Value < 0001101 is clamped to 3.9V (0001101)						
2	VINDPM[2]	R/W	by Software	400mV	Register is read only when FORCE_VINDPM=0 and can be						
1	VINDPM[1]	R/W	by Software	200mV	written by internal control based on relative VINDPM threshold setting						
0	VINDPM[0]	R/W	by Software	100mV	Register can be read/write when FORCE_VINDPM = 1						

# 9.4.15 REG0E

# 图 9-32. REG0E

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 9-23. REG0E

Bit	Field	Туре	Reset	Description							
7	THERM_STAT	R	N/A	Thermal Regulation Status 0 - Normal 1 - In Thermal Regulation							
6	BATV[6]	R	N/A	1280mV							
5	BATV[5]	R	N/A	640mV							
4	BATV[4]	R	N/A	320mV	ADC conversion of Battery Voltage (V <sub>BAT</sub> )						
3	BATV[3]	R	N/A	160mV	Offset: 2.304V Range: 2.304V (0000000) - 4.848V (111111)						
2	BATV[2]	R	N/A	80mV	Default: 2.304V (0000000)						
1	BATV[1]	R	N/A	40mV							
0	BATV[0]	R	N/A	20mV							



## 9.4.16 REG0F

	图 9-33. REG0F									
7	6	5	4	3	2	1	0			
0	0	0	0	0	0	0	0			
R	R	R	R	R	R	R	R			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

	表 9-24. REG0F									
Bit	Field	Туре	Reset	Description						
7	Reserved	R	N/A	Reserved:	Always reads 0					
6	SYSV[6]	R	N/A	1280mV						
5	SYSV[5]	R	N/A	640mV						
4	SYSV[4]	R	N/A	320mV	ADDC conversion of System Voltage (V <sub>SYS</sub> )					
3	SYSV[3]	R	N/A	160mV	│ Offset: 2.304V _ Range: 2.304V (0000000)					
2	SYSV[2]	R	N/A	80mV	Default: 2.304V (0000000)					
1	SYSV[1]	R	N/A	40mV						
0	SYSV[0]	R	N/A	20mV						

#### 9.4.17 REG10

# 图 9-34. REG10

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 9-25. REG10

Bit	Field	Туре	Reset	Description						
7	Reserved	R	N/A	Reserved: Always reads 0						
6	TSPCT[6]	R	N/A	29.76%						
5	TSPCT[5]	R	N/A	14.88%						
4	TSPCT[4]	R	N/A	7.44%	ADC conversion of TS Voltage (TS) as percentage of REGN					
3	TSPCT[3]	R	N/A	3.72%	Offset: 21% Range 21% (0000000) - 80% (1111111)					
2	TSPCT[2]	R	N/A	1.86%	Default: 21% (0000000)					
1	TSPCT[1]	R	N/A	0.93%						
0	TSPCT[0]	R	N/A	0.465%						

#### BQ25890, BQ25892 ZHCSDI4D - MARCH 2015 - REVISED OCTOBER 2022



### 9.4.18 REG11

图 9-35. REG11									
7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0		
R	R	R	R	R	R	R	R		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

	表 9-26. REG11									
Bit	Field	Туре	Reset	Descriptio	n					
7	VBUS_GD	R	N/A	VBUS Good Status 0 - Not VBUS attached 1 - VBUS Attached						
6	VBUSV[6]	R	N/A	6400mV						
5	VBUSV[5]	R	N/A	3200mV						
4	VBUSV[4]	R	N/A	1600mV	ADC conversion of VBUS voltage (V <sub>BUS</sub> )					
3	VBUSV[3]	R	N/A	800mV	Offset: 2.6V Range 2.6V (0000000) - 15.3V (1111111)					
2	VBUSV[2]	R	N/A	400mV	Default: 2.6V (0000000)					
1	VBUSV[1]	R	N/A	200mV						
0	VBUSV[0]	R	N/A	100mV						

# 9.4.19 REG12

			图 9-36.	REG12			
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Bit Field Description Туре Reset Unused R N/A Always reads 0 7 ICHGR[6] 6 R N/A 3200mA 5 ICHGR[5] R N/A 1600mA ADC conversion of Charge Current (I<sub>BAT</sub>) when V<sub>BAT</sub> > V<sub>BATSHORT</sub> Offset: 0mA 4 ICHGR[4] R N/A 800mA R 3 ICHGR[3] N/A 400mA Range 0mA (0000000) - 6350mA (111111) Default: 0mA (0000000) 2 ICHGR[2] R N/A 200mA Note: This register returns 0000000 for $V_{BAT} < V_{BATSHORT}$ 1 ICHGR[1] R N/A 100mA 0 ICHGR[0] R N/A 50mA

#### 表 9-27. REG12



## 9.4.20 REG13

			图 9-37.	REG13			
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

	表 9-28. REG13												
Bit	Field	Туре	Reset	escription									
7	VDPM_STAT	R	N/A	INDPM Status - Not in VINDPM - VINDPM									
6	IDPM_STAT	R	N/A	IINDPM Status 0 - Not in IINDPM 1 - IINDPM									
5	IDPM_LIM[5]	R	N/A	600mA									
4	IDPM_LIM[4]	R	N/A	00mA	effect while Input Current Optimizer								
3	IDPM_LIM[3]	R	N/A	00mA (ICO) is enabled									
2	IDPM_LIM[2]	R	N/A	00mA Offset: 100mA (defaul	lt) 000) – 3.25mA (1111111)								
1	IDPM_LIM[1]	R	N/A	00mA	500 - $5.25$ (TTTTT)								
0	IDPM_LIM[0]	R	N/A	0mA									

# 9.4.21 REG14

			图 9-38.	REG14			
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
R/W	R/W	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 9-29. REG14

Bit	Field	Туре	Reset	Description
7	REG_RST	R/W	N/A	Register Reset 0 - Keep current register setting (default) 1 - Reset to default register value and reset safety timer Note: Reset to 0 after register reset is completed
6	ICO_OPTIMIZED	R	N/A	Input Current Optimizer (ICO) Status 0 - Optimization is in progress 1 - Maximum Input Current Detected
5	PN[2]	R	N/A	Device Configuration
4	PN[1]	R	N/A	011: BQ25890
3	PN[0]	R	N/A	000: BQ25892
2	TS_PROFILE	R	N/A	Temperature Profile 1- JEITA (default)
1	DEV_REV[1]	R	N/A	Device Revision: 01
0	DEV_REV[0]	R	N/A	

Copyright © 2022 Texas Instruments Incorporated



# **10** Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

# **10.1 Application Information**

A typical application consists of the device configured as an I<sup>2</sup>C controlled power path management device and a single cell battery charger for Li-lon and Li-polymer batteries used in a wide range of smartphones and other portable devices. It integrates an input reverse-block FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and BATFET (Q4) between the system and battery. The device also integrates a bootstrap diode for the high-side gate drive.

### **10.2 Typical Application**




图 10-1. BQ25890 with D+/D- Interface and USB On-The-Go (OTG)

#### **10.2.1 Design Requirements**

For this design example, use the parameters shown in  $\pm$  10-1.

表 10-1. Design Parameter

PARAMETERS	VALUES							
Input voltage range	3.9 V to 14 V							
Input current limit	1.5 A							
Fast charge current	5000 mA							
Output voltage	4.352 V							
V <sub>REF</sub> system pullup voltage	1.8 V - 3.3 V							

(5)

#### **10.2.2 Detailed Design Procedure**

#### 10.2.2.1 Inductor Selection

The device has 1.5 MHz switching frequency to allow the use of small inductor and capacitor values. The Inductor saturation current should be higher than the charging current ( $I_{CHG}$ ) plus half the ripple current ( $I_{RIPPLE}$ ):

$$I_{BAT} \ge I_{CHG}$$
 + (1/2)  $I_{RIPPLE}$ 

The inductor ripple current depends on input voltage ( $V_{BUS}$ ), duty cycle (D =  $V_{BAT}/V_{VBUS}$ ), switching frequency (fs) and inductance (L):

$$I_{\text{RIPPLE}} = \frac{V_{\text{BUS}} \times D \times (1-D)}{f \text{s} \times L}$$
(6)

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. Usually inductor ripple is designed in the range of (20 – 40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design.

#### 10.2.2.2 Buck Input Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current  $I_{PMID}$  occurs where the duty cycle is closest to 50% and can be estimated by 52 32 32

$$I_{\text{PMID}} = I_{\text{CHG}} \times \sqrt{D \times (1 - D)}$$
(7)

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high side MOSFET and source of the low side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. 25 V rating or higher capacitor is preferred for up to 14-V input voltage. 8.2-  $\mu$  F capacitance is suggested for typical of 3 A - 5 A charging current.

#### 10.2.2.3 System Output Capacitor

Output capacitor also should have enough ripple current rating to absorb output switching ripple current. The output capacitor RMS current I<sub>COUT</sub> is given:

$$I_{CSYS} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(8)


The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_{O} = \frac{V_{SYS}}{8 LC_{SYS} f s^{2}} \left( 1 - \frac{V_{SYS}}{V_{BUS}} \right)$$
(9)


At certain input/output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC. The charger device has internal loop compensator. To get good loop stability, 1-µH and minimum of 20-µF output capacitor is recommended. The preferred ceramic capacitor is 6V or higher rating, X7R or X5R.



# 10.2.3 Application Curves










## **10.3 System Examples**








图 10-13. BQ25892 with PSEL Interface and USB On-The-Go (OTG) No Thermistor Connections



# 11 Power Supply Recommendations

In order to provide an output voltage on SYS, the device requires a power supply between 3.9 V and 14 V input with at least 100-mA current rating connected to VBUS or a single-cell Li-Ion battery with voltage >  $V_{BATUVLO}$  connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter of the charger to provide maximum output power to SYS.



# 12 Layout

# 12.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see 🛛 12-1) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout. Layout PCB according to this specific order is essential.

- 1. Place input capacitor as close as possible to PMID pin and GND pin connections and use shortest copper trace connection or GND plane.
- 2. Place inductor input terminal to SW pin as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- 3. Put output capacitor near to the inductor and the IC. Ground connections need to be tied to the IC ground with a short copper trace connection or GND plane.
- 4. Route analog ground separately from power ground. Connect analog ground and connect power ground separately. Connect analog ground and power ground together using power pad as the single ground connection point. Or using a  $0 \Omega$  resistor to tie analog ground to power ground.
- 5. Use single ground connection to tie charger power ground to charger analog ground. Just beneath the IC. Use ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling.
- 6. Decoupling capacitors should be placed next to the IC pins and make trace connection as short as possible.
- 7. It is critical that the exposed power pad on the backside of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
- 8. The via size and number should be enough for a given current path.

See the EVM design for the recommended component placement with trace and via locations. For the VQFN information, refer to *Quad Flatpack No-Lead Logic Packages Application Report* and *QFN and SON PCB Attachment Application Report*.

# 12.2 Layout Example




图 12-1. High Frequency Current Path



# 13 Device and Documentation Support

## **13.1 Device Support**

#### 13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 13.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 13.3 支持资源

**TI E2E<sup>™</sup>** 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 13.4 Trademarks

PowerPAD<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. 所有商标均为其各自所有者的财产。

#### **13.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 13.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ25890RTWR	ACTIVE	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ25890	Samples
BQ25890RTWT	ACTIVE	WQFN	RTW	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ25890	Samples
BQ25892RTWR	ACTIVE	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ25892	Samples
BQ25892RTWT	ACTIVE	WQFN	RTW	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ25892	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	<u>.                                    </u>							2				
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25890RTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ25890RTWT	WQFN	RTW	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ25892RTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ25892RTWT	WQFN	RTW	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ25892RTWT	WQFN	RTW	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Feb-2023



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25890RTWR	WQFN	RTW	24	3000	367.0	367.0	35.0
BQ25890RTWT	WQFN	RTW	24	250	210.0	185.0	35.0
BQ25892RTWR	WQFN	RTW	24	3000	367.0	367.0	35.0
BQ25892RTWT	WQFN	RTW	24	250	210.0	185.0	35.0
BQ25892RTWT	WQFN	RTW	24	250	210.0	185.0	35.0

# **RTW 24**

# 4 x 4, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  F. Falls within JEDEC M0-220.



# RTW (S-PWQFN-N24)


# PLASTIC QUAD FLATPACK NO-LEAD

# THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




#### NOTES: A. All linear dimensions are in millimeters



RTW (S-PWQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司