

🕳 Order

Now



ADS112U04

ZHCSHD5A-JANUARY 2018-REVISED OCTOBER 2018

具有 UART 接口的 ADS112U04 16 位 4 通道 2kSPS Δ-Σ ADC

Technical

Documents

1 特性

- 电流消耗低至 315µA (典型值)
- 宽电源电压范围: 2.3V 至 5.5V
- 可编程增益: 1 至 128
- 可编程数据速率: 高达 2kSPS
- 16 位无噪声分辨率(20SPS 时)
- 采用单周期稳定数字滤波器,在 20SPS 时实现同步 50Hz 和 60Hz 抑制
- 两个差分输入或四个单端输入
- 双匹配可编程电流源:
 10μA 至 1.5mA
- 集成 2.048V 基准电压:漂移 5ppm/°C (典型值)
- 集成 2% 精准振荡器
- 集成温度传感器:精度 0.5℃(典型值)
- 三个通用输入/输出
- 2 线 UART 兼容接口(8-N-1 格式),具有高达 120kBaud 的波特率和 自动波特率检测功能
- 封装: 3.0mm × 3.0mm × 0.75mm WQFN
- 2 应用
- 传感器和变送器:
 温度、压力、应力,流量
- 可编程逻辑控制器 (PLC) 和分布式控制系统 (DCS) 模拟输入模块
- 温度控制器
- 人工气候室,工业烘箱
- 患者监护系统:
 体温、血压

3 说明

🧷 Tools &

Software

ADS112U04 是一款 16 位精密模数转换器 (ADC),集成了多种 特性, 能够降低系统成本并减少小型传感器 信号测量 应用 中的组件数量。该器件 具有 通过灵活 的输入多路复用器 (MUX) 实现的两个差分输入或四个 单端输入、一个低噪声可编程增益放大器 (PGA)、两 个可编程激励电流源、一个电压基准、一个振荡器以及 一个精密温度传感器。

Support &

Community

22

此器件能够以高达 2000 次/秒 (SPS) 采样数据速率执 行转换,并且能够在单周期内稳定。针对噪声环境中的 工业应用,当采样频率为 20SPS 时,数字滤波器可同 时提供 50Hz 和 60Hz 抑制。内部 PGA 提供高达 128 的增益。此 PGA 使得 ADS112U04 非常适合可测量小 传感器信号的 应用,例如电阻式温度检测器 (RTD)、 热电偶、热敏电阻和阻性桥式传感器。


ADS112U04 具有 一个 2 线 UART 兼容接口。在需要 电隔离的 应用 中,这种通用异步接收器/发送器 (UART) 接口可最大限度地减少数字隔离通道的数量, 从而节省成本、减小布板空间和降低功耗。

ADS112U04 采用无引线的 16 引脚 WQFN 或 16 引脚 TSSOP 封装, 额定工作温度范围为 -40°C 至 +125° C。

器件信息 ⁽¹⁾	
封装	封装尺寸(标称值)
WQFN (16)	3.00mm × 3.00mm
TSSOP (16)	5.00mm × 4.40mm
	封装 WQFN (16)

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

K 型热电偶测量





目录

1	特性	
2	应用	
3	说明	1
4	修订	历史记录 2
5	Pin	Configuration and Functions 3
6	Spe	cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 5
	6.6	UART Timing Requirements 8
	6.7	UART Switching Characteristics 8
	6.8	Typical Characteristics 10
7	Para	ameter Measurement Information 17
	7.1	Noise Performance 17
8	Deta	ailed Description 20
	8.1	Overview 20
	8.2	Functional Block Diagram 20
	8.3	Feature Description 21

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Original (January 2018) to Revision A

•	Changed Noise parameter typical specification from 110 nV _{RMS} to 490 nV _{RMS}	5
•	Changed Internal Voltage Reference, Accuracy parameter: added TSSOP package to test conditions of first row and added second row for the WQFN package	6
•	已添加 TSSOP package to conditions of Internal Reference Voltage Histogram figure	
•	己更改 Digital Supply Current vs Temperature figure	16
•	己更改 description of power-on reset procedure in Power-On Reset section	32
•	已更改 50 µs to 600 µs and changed (MUX[3:1] = 1110) to (MUX[3:0] = 1110) in Pseudo Code Example section	50
•	己更改 50 µs to 600 µs in Power-Supply Sequencing section	61

	8.4	Device Functional Modes	31
	8.5	Programming	34
	8.6	Register Map	40
9	Appl	ication and Implementation	46
	9.1	Application Information	46
	9.2	Typical Applications	51
10		er Supply Recommendations	
		Power-Supply Sequencing	
	10.2	Power-Supply Decoupling	61
11	Layo	out	62
	11.1	Layout Guidelines	62
	11.2	Layout Example	63
12	器件	和文档支持	64
	12.1	文档支持	64
	12.2	接收文档更新通知	64
	12.3	社区资源	64
	12.4	商标	64
	12.5	静电放电警告	64
	12.6	术语表	64
13	机械	、封装和可订购信息	64

TEXAS INSTRUMENTS


www.ti.com.cn

Page

2



5 Pin Configuration and Functions



Pin Functions

	PIN				
NO. NAME RTE PW		ANALOG OR DIGITAL			
		INPUT/OUTPUT	DESCRIPTION ⁽¹⁾		
AIN0	9	11	Analog input	Analog input 0	
AIN1	8	10	Analog input	Analog input 1	
AIN2	5	7	Analog input	Analog input 2	
AIN3	4	6	Analog input	Analog input 3	
AVDD	10	12	Analog supply	Positive analog power supply. Connect a 100-nF (or larger) capacitor to AVSS.	
AVSS	3	5	Analog supply	Negative analog power supply	
DGND	2	4	Digital supply	Digital ground	
DVDD	11	13	Digital supply	Positive digital power supply. Connect a 100-nF (or larger) capacitor to DGND.	
GPIO0	16	2	Digital input/output	General-purpose input/output 0	
GPIO1	15	1	Digital input/output	General-purpose input/output 1	
GPIO2/DRDY	12	14	Digital input/output	General-purpose input/output 2 or data ready; active low.	
REFN	6	8	Analog input	Negative reference input	
REFP	7	9	Analog input	Positive reference input	
RESET	1	3	Digital input	Reset; active low	
RX	14	16	Digital input	Serial data input	
ТХ	13	15	Digital output	Serial data output	
Thermal pad	Pad	—	—	Thermal power pad. Connect to AVSS.	

(1) See the Unused Inputs and Outputs section for details on how to connect unused pins.

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
	AVDD to AVSS	-0.3	7	
Power-supply voltage	DVDD to DGND	-0.3	7	V
	AVSS to DGND	-2.8	0.3	
Analog input voltage	AIN0, AIN1, AIN2, AIN3, REFP, REFN	AVSS - 0.3	AVDD + 0.3	V
Digital input voltage	TX, RX, GPIO0, GPIO1, GPIO2/DRDY, RESET	DGND – 0.3	DVDD + 0.3	V
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Tomporatura	Junction, T _J		150	- °C
Temperature	Storage, T _{stg}	-60	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatia disabarga	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER	SUPPLY		·			
		AVDD to AVSS	2.3		5.5	
	Unipolar analog power supply	AVSS to DGND	-0.1	0	0.1	V
		AVDD to DGND	2.3	2.5	2.75	V
	Bipolar analog power supply	AVSS to DGND	-2.75	-2.5	-2.3	V
	Digital power supply	DVDD to DGND	2.3		5.5	V
ANALOG	INPUTS ⁽¹⁾	ц <u>.</u>				
		PGA disabled, gain = 1 to 4	AVSS - 0.1		AVDD + 0.1	V
V _(AINx)	Absolute input voltage ⁽²⁾	PGA enabled, gain = 1 to 4	AVSS + 0.2		AVDD - 0.2	
V (AINx)		PGA enabled, gain = 8 to 128	AVSS + 0.2 + V _{INMAX} ·(Gain – 4) / 8		AVDD - 0.2 - V _{INMAX} ·(Gain - 4) / 8	v
V _{IN}	Differential input voltage	$V_{\rm IN} = V_{\rm AINP} - V_{\rm AINN}{}^{(3)}$	–V _{REF} / Gain		V _{REF} / Gain	V
VOLTAG	E REFERENCE INPUTS	ц <u>.</u>				
V _{REF}	Differential reference input voltage	$V_{REF} = V_{(REFP)} - V_{(REFN)}$	0.75	2.5	AVDD – AVSS	V
V _(REFN)	Absolute negative reference voltage		AVSS - 0.1		V _(REFP) – 0.75	V
V _(REFP)	Absolute positive reference voltage		V _(REFN) + 0.75		AVDD + 0.1	V
DIGITAL	INPUTS	I.				
	Input voltage	RX, GPIO0, GPIO1, GPIO2/DRDY, RESET	DGND		DVDD	V
TEMPER	ATURE RANGE	·				
T _A	Operating ambient temperature		-40		125	°C

(1) AIN_P and AIN_N denote the positive and negative inputs of the PGA. AINx denotes one of the four available analog inputs. PGA disabled means the low-noise PGA is powered down and bypassed. Gains of 1, 2, and 4 are still possible in this case. See the Low-Noise Programmable Gain Stage section for more information.

(2) V_{INMAX} denotes the maximum differential input voltage, V_{IN}, that is expected in the application. |V_{INMAX}| can be smaller than V_{REF} / Gain.
 (3) Excluding the effects of offset and gain error.

6.4 Thermal Information

		ADS1	12U04	
	THERMAL METRIC ⁽¹⁾	WQFN (RTE)	TSSOP (PW)	UNIT
		16 PINS	16 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	57.7	90.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.0	31.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.9	41.8	°C/W
ΨJT	Junction-to-top characterization parameter	0.3	1.8	°C/W
ΨJB	Junction-to-board characterization parameter	19.8	41.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	11.8	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}$ C to +125°C; typical specifications are at $T_A = 25^{\circ}$ C; all specifications are at AVDD = 2.3 V to 5.5 V, AVSS = 0 V, DVDD = 3.3 V, PGA enabled, all data rates, and internal reference enabled (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ANAL	OG INPUTS					
		PGA disabled, gain = 1 to 4, normal mode, V_{IN} = 0 V		±5		
	Absolute input current	PGA disabled, gain = 1 to 4, turbo mode, $V_{IN} = 0 V$		±10		nA
		Gain = 1 to 128, V_{IN} = 0 V		±1		
	Abaaluta innut aurrant drift	PGA disabled, gain = 1 to 4, V_{IN} = 0 V		10		pA/°C
	Absolute input current drift	Gain = 1 to 128, V_{IN} = 0 V		5		pA/°C
		PGA disabled, gain = 1 to 4, normal mode, V_{CM} = AVDD / 2, $-V_{REF}$ / Gain $\leq V_{IN} \leq V_{REF}$ / Gain		±5		
	Differential input current	PGA disabled, gain = 1 to 4, turbo mode, V_{CM} = AVDD / 2, $-V_{REF}$ / Gain $\leq V_{IN} \leq V_{REF}$ / Gain		±10		nA
		Gain = 1 to 128, V _{CM} = AVDD / 2, $-V_{REF}$ / Gain $\leq V_{IN} \leq V_{REF}$ / Gain		±1		
	Differential input current drift	PGA disabled, gain = 1 to 4, V_{CM} = AVDD / 2, $-V_{REF}$ / Gain $\leq V_{IN} \leq V_{REF}$ / Gain		10		pA/°C
	Dinerential input current unit	Gain = 1 to 128, V_{CM} = AVDD / 2, $-V_{REF}$ / Gain $\leq V_{IN} \leq V_{REF}$ / Gain		2		pA/ C
SYSTE	EM PERFORMANCE					
	Resolution (no missing codes)		16			Bits
DR	Data rate	Normal mode	20, 45, 90	0, 175, 330, 600, 10	00	SPS
DR	Data Tale	Turbo mode	40, 90, 180	0, 350, 660, 1200, 2	000	5-5
	Noise (input-referred) ⁽¹⁾	Normal mode, gain = 128, DR = 20 SPS		490		nV _{RMS}
INL	Integral nonlinearity	AVDD = 3.3 V, gain = 1 to 128, V_{CM} = AVDD / 2, external V_{REF} , normal mode, best fit	-15	±6	15	ppm _{FSR}
		PGA disabled, gain = 1 to 4, differential inputs		±4		
V _{IO}	Input offset voltage	Gain = 1, differential inputs, $T_A = 25^{\circ}C$	-150	±5	150	μV
		Gain = 2 to 128, differential inputs		±4		
	Offset drift	PGA disabled, gain = 1 to 4		0.02		µV/°C
	Oliset dilit	Gain = 1 to 128		0.1	0.6	μν/ Ο
		PGA disabled, gain = 1 to 4		±0.01%		
	Gain error ⁽²⁾	Gain = 1 to 32, $T_A = 25^{\circ}C$	-0.05%	±0.01%	0.05%	
		Gain = 64 to 128, T _A = 25°C	-0.1%	±0.015%	0.1%	
		PGA disabled, gain = 1 to 4		0.5		
	Gain drift ⁽²⁾	Gain = 1 to 32		0.5	2	ppm/°C
		Gain = 64 to 128		1	4	

(1) See the *Noise Performance* section for more information.

(2) Excluding error of voltage reference.



ZHCSHD5A - JANUARY 2018 - REVISED OCTOBER 2018

www.ti.com.cn

Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_A = -40^{\circ}C$ to $+125^{\circ}C$; typical specifications are at $T_A = 25^{\circ}C$; all specifications are at AVDD = 2.3 V to 5.5 V, AVSS = 0 V, DVDD = 3.3 V, PGA enabled, all data rates, and internal reference enabled (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
SYSTEM	I PERFORMANCE (continued)					
	Normal made as is sting and is	50 Hz ±1 Hz, DR = 20 SPS	78	88		-ID
NMRR	Normal-mode rejection ratio	60 Hz ±1 Hz, DR = 20 SPS	80	88		dB
		At dc, gain = 1, AVDD = 3.3 V	90	105		
CMRR	Common-mode rejection ratio	f_{CM} = 50 Hz or 60 Hz, DR = 20 SPS, AVDD = 3.3 V	105	115		dB
		f_{CM} = 50 Hz or 60 Hz, DR = 2 kSPS, AVDD = 3.3 V	95	110		
		AVDD at dc, V_{CM} = AVDD / 2	85	105		
PSRR	Power-supply rejection ratio	DVDD at dc, V_{CM} = AVDD / 2	95	115		dB
INTERN	AL VOLTAGE REFERENCE					
V _{REF}	Reference voltage			2.048		V
		T _A = 25°C, TSSOP package	-0.15%	±0.01%	0.15%	
	Accuracy	T _A = 25°C, WQFN package	-0.25%	±0.04%	0.25%	
	Temperature drift			5	30	ppm/°C
	Long-term drift	1000 hours		110		ppm
VOLTAG	GE REFERENCE INPUTS					۳۳ ⁰⁰
	Reference input current	REFP = V _{REF} , REFN = AVSS, AVDD = 3.3 V		±10		nA
INTERN	AL OSCILLATOR	$\mathcal{R}_{REF} = \mathcal{R}_{REF}, \mathcal{R}_{EF} = \mathcal{R}_{CO}, \mathcal{R}_{CO} = 0.0 \text{ V}$		110		10.4
		Normal mode		1.024		
f _{CLK}	Frequency	Turbo mode		2.048		MHz
			20/		20/	
	Accuracy	Normal mode	-2%	±1%	2%	
			-4%	±2%	4%	
EXCITA	TION CURRENT SOURCES (ID	ACS) (AVDD = 3.3 V to 5.5 V)	40.50.40	0 050 500 4000	4500	
	Current settings		10, 50, 10	0, 250, 500, 1000,		μΑ
	Compliance voltage	All IDAC settings			AVDD – 0.9	V
	Accuracy (each IDAC)	IDAC = 50 μ A to 1.5 mA	-6%	±1%	6%	
	Current matching between IDACs	IDAC = 50 μ A to 1.5 mA, T _A = 25°C		0.3%	2%	
	Temperature drift (each IDAC)	IDAC = 50 µA to 1.5 mA		50		ppm/°C
	Temperature drift matching between IDACs	IDAC = 50 µA to 1.5 mA		8	40	ppm/°C
BURN-C	OUT CURRENT SOURCES (BOO	CS)				
	Magnitude	Sink and source		10		μA
	Accuracy			±5%		
TEMPE	RATURE SENSOR					
	Conversion resolution			14		Bits
	Temperature resolution			0.03125		°C
		$T_A = 0^{\circ}C \text{ to } +85^{\circ}C$	-1	±0.25	1	
	Accuracy	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	-1.5	±0.5	1.5	°C
	Accuracy vs analog supply			0.0625	0.25	°C/V
	L INPUTS/OUTPUTS		D 2011D		0.0.51/55	.,
VIL	Logic input level, low		DGND		0.3 DVDD	V
VIH	Logic input level, high		0.7 DVDD		DVDD	V
V _{OL}	Logic output level, low	I _{OL} = 1 mA			0.2 DVDD	V
V _{OH}	Logic output level, high	I _{OH} = 1 mA	0.8 DVDD			V
	Input current	DGND ≤ V _{Digital Input} ≤ DVDD	-1		1	μA



Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_A = -40^{\circ}C$ to +125°C; typical specifications are at $T_A = 25^{\circ}C$; all specifications are at AVDD = 2.3 V to 5.5 V, AVSS = 0 V, DVDD = 3.3 V, PGA enabled, all data rates, and internal reference enabled (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
ANALC	G SUPPLY CURRENT (AVE	DD = 3.3 V, V _{IN} = 0 V, IDACs Turned Off)			
		Power-down mode	0.1	3	
		Normal mode, PGA disabled, gain = 1 to 4	250		
		Normal mode, gain = 1 to 16	360	510	
I _{AVDD}		Normal mode, gain = 32	455		
	Analog supply current	Normal mode, gain = 64, 128	550		μA
		Turbo mode, PGA disabled, gain = 1 to 4	370		
		Turbo mode, gain = 1 to 16	580		
		Turbo mode, gain = 32	765		
		Turbo mode, gain = 64, 128	955		
ADDITI	ONAL ANALOG SUPPLY C	URRENTS PER FUNCTION (AVDD = 3.3 V)			
	An ala a suma hu suma at	External reference selected	60		
AVDD	Analog supply current	IDAC overhead (excludes the actual IDAC current)	195		μA
DIGITA	L SUPPLY CURRENT (DVD	D = 3.3 V, All Data Rates, UART Not Active)			
		Power-down mode	0.3	5	
I _{DVDD}	Digital supply current	Normal mode	65	100	μΑ
		Turbo mode	100		
POWE	R DISSIPATION (AVDD = DV	/DD = 3.3 V, All Data Rates, V _{IN} = 0 V, UART Not Active)		H	
_	Davies disain atian	Normal mode, gain = 1 to 16	1.4		
PD	Power dissipation	Turbo mode, gain = 1 to 16	2.2		mW

ZHCSHD5A - JANUARY 2018 - REVISED OCTOBER 2018

www.ti.com.cn

STRUMENTS

6.6 UART Timing Requirements

over operating ambient temperature range and DVDD = 2.3 V to 5.5 V (unless otherwise noted)

	-				
			MIN	NOM MAX	UNIT
1/t _{BAUD}	Bus baud rate		2	120	kBaud
t _{r(RX)}	Rise time	10-pF load		15	% of t _{BAUD}
t _{f(RX)}	Fall time	10-pF load		15	% of t _{BAUD}
t _{JITTER}	Edge timing variance		-1%	1%	
t _{w(RSL)}	Pulse duration, RESET low		250		ns
t _{d(RSRX)}	Delay time, start of communication after RESET rising edge (or RESET command decoded ⁽¹⁾)		80		μs
(2)	Timeout ⁽²⁾	Normal mode		32760	
	l imeout	Turbo mode		65520	t _{MOD}

The UART baud rate affects the command latch timing; see the Command Latching section for more details. (1)

See the *Timeout* section for more information. (2)

 t_{MOD} = 1 / f_{MOD} . Modulator frequency f_{MOD} = 256 kHz (normal mode) and 512 kHz (turbo mode).

6.7 UART Switching Characteristics

over operating ambient temperature range and DVDD = 2.3 V to 5.5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT ⁽¹⁾
t _{p(RDDR)}	Propagation delay time, RDATA command decoded to DRDY rising edge ⁽²⁾	Manual data read mode		7		t _{CLK}
t _{p(RDTX)}	Propagation delay time, RDATA command decoded to TX falling edge ⁽²⁾	Manual data read mode		2		t _{BAUD}
t _{p(DRTX)}	Propagation delay time, $\overline{\text{DRDY}}$ rising edge to TX falling edge $^{(2)}$	Automatic data read mode		2		t _{BAUD}
t _{w(DRH)}	Pulse duration, DRDY high		2			t _{MOD}
t _{w(DRL)}	Pulse duration, DRDY low	Automatic data read mode	4			t _{CLK}
t _{p(RREG)}	Propagation delay time, RREG command decoded to TX falling edge ⁽²⁾			2		t _{BAUD}

(1) $t_{CLK} = 1 / f_{CLK}$. Oscillator frequency $f_{CLK} = 1.024$ MHz (normal mode) and 2.048 MHz (turbo mode). $t_{MOD} = 1 / f_{MOD}$. Modulator frequency $f_{MOD} = 256$ kHz (normal mode) and 512 kHz (turbo mode).

The UART baud rate affects the command latch timing; see the Command Latching section for more details. (2)






图 1. UART Timing Requirements














图 4. Automatic Data Read Mode DRDY Switching Characteristics




图 5. Register Read Switching Characteristics


ZHCSHD5A-JANUARY 2018-REVISED OCTOBER 2018

TEXAS INSTRUMENTS

www.ti.com.cn


6.8 Typical Characteristics


at $T_A = 25^{\circ}$ C, AVDD = 3.3 V, and AVSS = 0 V using internal $V_{REF} = 2.048$ V (unless otherwise noted)





Typical Characteristics (接下页)






ZHCSHD5A-JANUARY 2018-REVISED OCTOBER 2018

Texas Instruments


www.ti.com.cn

Typical Characteristics (接下页)





Typical Characteristics (接下页)




ZHCSHD5A-JANUARY 2018-REVISED OCTOBER 2018

Texas Instruments


www.ti.com.cn

Typical Characteristics (接下页)





Typical Characteristics (接下页)



ZHCSHD5A-JANUARY 2018-REVISED OCTOBER 2018


www.ti.com.cn

STRUMENTS

XAS

Typical Characteristics (接下页)

at $T_A = 25^{\circ}$ C, AVDD = 3.3 V, and AVSS = 0 V using internal $V_{REF} = 2.048$ V (unless otherwise noted)





7 Parameter Measurement Information

7.1 Noise Performance

Delta-sigma ($\Delta\Sigma$) analog-to-digital converters (ADCs) are based on the principle of oversampling. The input signal of a $\Delta\Sigma$ ADC is sampled at a high frequency (modulator frequency) and subsequently filtered and decimated in the digital domain to yield a conversion result at the respective output data rate. The ratio between modulator frequency and output data rate is called *oversampling ratio* (OSR). By increasing the OSR, and thus reducing the output data rate, the noise performance of the ADC can be optimized. In other words, the input-referred noise drops when reducing the output data rate because more samples of the internal modulator are averaged to yield one conversion result. Increasing the gain also reduces the input-referred noise, which is particularly useful when measuring low-level signals.

表 1 to 表 8 summarize the device noise performance. Data are representative of typical noise performance at T_A = 25°C using the internal 2.048-V reference. Data shown are the result of averaging readings from a single device over a time period of approximately 0.75 seconds and are measured with the inputs internally shorted together. 表 1, 表 3, 表 5, and 表 7 list the input-referred noise in units of μV_{RMS} for the conditions shown. Values in μV_{PP} are shown in parenthesis. 表 2, 表 4, 表 6, and 表 8 list the corresponding data in effective resolution calculated from μV_{RMS} values using 公式 1. Noise-free resolution calculated from peak-to-peak noise values using 公式 2 are shown in parenthesis.

The input-referred noise (表 1, 表 3, 表 5, and 表 7) only changes marginally when using an external low-noise reference, such as the REF5020. Use 公式 1 and 公式 2 to calculate effective resolution numbers and noise-free resolution when using a reference voltage other than 2.048 V:

Effective Resolution = In $[2 \cdot V_{REF} / (Gain \cdot V_{RMS-Noise})] / In(2)$	(1)
Noise-Free Resolution = In $[2 \cdot V_{REF} / (Gain \cdot V_{PP-Noise})] / In(2)$	(2)

DATA	GAIN (PGA Enabled)							
RATE (SPS)	1	2	4	8	16	32	64	128
20	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)	7.81 (7.81)	3.91 (3.91)	1.95 (1.95)	0.98 (0.98)	0.49 (0.49)
45	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)	7.81 (7.81)	3.91 (3.91)	1.95 (1.95)	0.98 (0.98)	0.49 (0.57)
90	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)	7.81 (7.81)	3.91 (3.91)	1.95 (2.06)	0.98 (1.20)	0.49 (0.91)
175	62.50 (63.79)	31.25 (37.30)	15.63 (17.00)	7.81 (9.81)	3.91 (5.27)	1.95 (3.32)	0.98 (1.93)	0.49 (1.49)
330	62.50 (107.88)	31.25 (48.95)	15.63 (28.25)	7.81 (14.47)	3.91 (8.06)	1.95 (4.64)	0.98 (2.93)	0.49 (1.91)
600	62.50 (153.77)	31.25 (76.01)	15.63 (38.94)	7.81 (22.30)	3.91 (12.07)	1.95 (6.69)	0.98 (4.49)	0.51 (3.14)
1000	62.50 (228.90)	31.25 (108.90)	15.63 (58.24)	7.81 (31.55)	3.91 (17.41)	1.95 (10.23)	1.04 (6.21)	0.73 (4.69)

表 1. Noise in μV_{RMS} (μV_{PP}) at AVDD = 3.3 V, AVSS = 0 V, Normal Mode, PGA Enabled, and Internal V_{REF} = 2.048 V

表 2. Effective Resolution From RMS Noise (Noise-Free Resolution From Peak-to-Peak Noise) at AVDD = 3.3 V, AVSS = 0 V, Normal Mode, PGA Enabled, and Internal V_{REF} = 2.048 V

DATA	GAIN (PGA Enabled)								
RATE (SPS)	1	2	4	8	16	32	64	128	
20	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	
45	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.78)	
90	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.92)	16 (15.70)	16 (15.10)	
175	16 (15.97)	16 (15.74)	16 (15.88)	16 (15.48)	16 (15.57)	16 (15.23)	16 (15.02)	16 (14.39)	
330	16 (15.21)	16 (15.35)	16 (15.12)	16 (15.15)	16 (14.96)	16 (14.75)	16 (14.41)	16 (14.03)	
600	16 (14.70)	16 (14.72)	16 (14.68)	16 (14.70)	16 (14.37)	16 (14.22)	16 (13.80)	15.83 (13.32)	
1000	16 (14.13)	16 (14.20)	16 (14.10)	16 (13.99)	16 (13.99)	16 (13.61)	15.91 (13.33)	15.49 (12.74)	

表 3. Noise in μV _{RMS} (μV _{PP}) at AVDD = 3.3 V, AVSS = 0 V, Normal Mode, PGA Disabled, and Internal V _{RFF} = 2.048 V
at AVDD = 3.3 V, AVSS = 0 V, Normal Mode, PGA Disabled, and Internal V _{REF} = 2.048 V

	, , ,						
DATA RATE	GAIN (PGA Disabled)						
(SPS)	1	2	4				
20	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)				
45	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)				
90	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)				
175	62.50 (65.71)	31.25 (35.00)	15.63 (16.83)				
330	62.50 (106.06)	31.25 (52.59)	15.63 (26.30)				
600	62.50 (150.81)	31.25 (79.15)	15.63 (36.87)				
1000	62.50 (221.61)	31.25 (111.61)	15.63 (55.07)				

表 4. Effective Resolution From RMS Noise (Noise-Free Resolution From Peak-to-Peak Noise) at AVDD = 3.3 V, AVSS = 0 V, Normal Mode, PGA Disabled, and Internal V_{REF} = 2.048 V

DATA RATE	GAIN (PGA Disabled)						
(SPS)	1	2	4				
20	16 (16)	16 (16)	16 (16)				
45	16 (16)	16 (16)	16 (16)				
90	16 (16)	16 (16)	16 (16)				
175	16 (15.93)	16 (15.84)	16 (15.89)				
330	16 (15.24)	16 (15.25)	16 (15.25)				
600	16 (14.73)	16 (14.66)	16 (14.76)				
1000	16 (14.17)	16 (14.16)	16 (14.18)				

表 5. Noise in μV_{RMS} (μV_{PP}) at AVDD = 3.3 V, AVSS = 0 V, Turbo Mode, PGA Enabled, and Internal V_{REF} = 2.048 V

DATA	GAIN (PGA Enabled)								
RATE (SPS)	1	2	4	8	16	32	64	128	
40	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)	7.81 (7.81)	3.91 (3.91)	1.95 (1.95)	0.98 (0.98)	0.49 (0.51)	
90	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)	7.81 (7.81)	3.91 (3.91)	1.95 (1.95)	0.98 (0.98)	0.49 (0.76)	
180	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)	7.81 (7.81)	3.91 (4.11)	1.95 (2.49)	0.98 (1.51)	0.49 (1.05)	
350	62.50 (71.04)	31.25 (37.00)	15.63 (19.17)	7.81 (10.76)	3.91 (5.91)	1.95 (3.54)	0.98 (2.13)	0.49 (1.64)	
660	62.50 (105.64)	31.25 (54.97)	15.63 (27.74)	7.81 (16.98)	3.91 (8.45)	1.95 (5.07)	0.98 (3.32)	0.49 (2.38)	
1200	62.50 (153.74)	31.25 (78.75)	15.63 (39.68)	7.81 (23.84)	3.91 (13.19)	1.95 (7.46)	0.98 (5.17)	0.58 (3.50)	
2000	62.50 (226.39)	31.25 (112.98)	15.63 (59.37)	7.81 (32.97)	3.91 (18.73)	1.95 (11.12)	1.12 (7.06)	0.83 (5.41)	

表 6. Effective Resolution From RMS Noise (Noise-Free Resolution From Peak-to-Peak Noise) at AVDD = 3.3 V, AVSS = 0 V, Turbo Mode, PGA Enabled, and Internal V_{REF} = 2.048 V

DATA	GAIN (PGA Enabled)								
RATE (SPS)	1	2	4	8	16	32	64	128	
40	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.94)	
90	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.36)	
180	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.93)	16 (15.65)	16 (15.37)	16 (14.90)	
350	16 (15.82)	16 (15.76)	16 (15.71)	16 (15.55)	16 (15.40)	16 (15.14)	16 (14.87)	16 (14.25)	
660	16 (15.24)	16 (15.19)	16 (15.17)	16 (14.88)	16 (14.89)	16 (14.62)	16 (14.23)	16 (13.71)	
1200	16 (14.70)	16 (14.67)	16 (14.66)	16 (14.39)	16 (14.24)	16 (14.07)	16 (13.60)	15.75 (13.16)	
2000	16 (14.14)	16 (14.15)	16 (14.07)	16 (13.92)	16 (13.74)	16 (13.49)	15.80 (13.15)	15.23 (12.53)	



表 7. Noise in μV_{RMS} (μV_{PP}) at AVDD = 3.3 V, AVSS = 0 V, Turbo Mode, PGA Disabled, and Internal V_{REF} = 2.048 V

DATA RATE	GAIN (PGA Disabled)						
(SPS)	1	2	4				
40	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)				
90	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)				
180	62.50 (62.50)	31.25 (31.25)	15.63 (15.63)				
350	62.50 (72.79)	31.25 (33.34)	15.63 (18.31)				
660	62.50 (103.97)	31.25 (51.15)	15.63 (24.69)				
1200	62.50 (149.07)	31.25 (76.35)	15.63 (37.48)				
2000	62.50 (224.19)	31.25 (113.98)	15.63 (56.87)				

表 8. Effective Resolution From RMS Noise (Noise-Free Resolution From Peak-to-Peak Noise) at AVDD = 3.3 V, AVSS = 0 V, Turbo Mode, PGA Disabled, and Internal V_{REF} = 2.048 V

DATA RATE	GAIN (PGA Disabled)						
(SPS)	1	2	4				
40	16 (16)	16 (16)	16 (16)				
90	16 (16)	16 (16)	16 (16)				
180	16 (16)	16 (16)	16 (16)				
350	16 (15.78)	16 (15.91)	16 (15.77)				
660	16 (15.27)	16 (15.29)	16 (15.34)				
1200	16 (14.75)	16 (14.71)	16 (14.74)				
2000	16 (14.16)	16 (14.13)	16 (14.14)				

TEXAS INSTRUMENTS

www.ti.com.cn

8 Detailed Description


8.1 Overview

The ADS112U04 is a small, low-power, 16-bit, $\Delta\Sigma$ ADC that offers many integrated features to reduce system cost and component count in applications measuring small sensor signals.

In addition to the $\Delta\Sigma$ ADC core and single-cycle settling digital filter, the device offers a low-noise, high input impedance, programmable gain amplifier (PGA), an internal 2.048-V voltage reference, and a clock oscillator. The device also integrates a highly linear and accurate temperature sensor as well as two matched programmable current sources (IDACs) for sensor excitation. All of these features are intended to reduce the required external circuitry in typical sensor applications and improve overall system performance. The device is fully configured through five registers and controlled by six commands through a universal asynchronous receiver/transmitter (UART)-compatible interface. The *Functional Block Diagram* section shows the device functional block diagram.

The ADS112U04 ADC measures a differential signal, V_{IN} , which is the difference in voltage between nodes AIN_P and AIN_N. The converter core consists of a differential, switched-capacitor, $\Delta\Sigma$ modulator followed by a digital filter. The digital filter receives a high-speed bitstream from the modulator and outputs a code proportional to the input voltage. This architecture results in a very strong attenuation of any common-mode signal.

The device has two available conversion modes: single-shot conversion and continuous conversion mode. In single-shot conversion mode, the ADC performs one conversion of the input signal upon request and stores the value in an internal data buffer. The device then enters a low-power state to save power. Single-shot conversion mode is intended to provide significant power savings in systems that require only periodic conversions, or when there are long idle periods between conversions. In continuous conversion mode, the ADC automatically begins a conversion of the input signal as soon as the previous conversion is completed. New data are available at the programmed data rate. Data can be read at any time without concern of data corruption and always reflect the most recently completed conversion.



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Multiplexer

negative ADC input (AIN_N) is internally connected to AVSS by a switch within the multiplexer. For systemmonitoring purposes, the analog supply [(AVDD - AVSS) / 4] or the currently selected external reference voltage $[(V_{REEP} - V_{REEN}) / 4]$ can be selected as inputs to the ADC. The multiplexer also offers the possibility to route any of the two programmable current sources to any analog input (AINx) or to the dedicated reference pins (REFP. REFN).




图 45. Analog Input Multiplexer

Electrostatic discharge (ESD) diodes to AVDD and AVSS protect the inputs. The absolute voltage on any input must stay within the range provided by $\Delta \vec{x}$ 3 to prevent the ESD diodes from turning on:

$$AVSS - 0.3 V < V_{(AINx)} < AVDD + 0.3 V$$

(3)

If the voltages on the input pins have any potential to violate these conditions, external Schottky clamp diodes or series resistors may be required to limit the input current to safe values (see the Absolute Maximum Ratings table). Overdriving an unused input on the device can affect conversions taking place on other input pins.

Feature Description (接下页)

8.3.2 Low-Noise Programmable Gain Stage

The device features programmable gains of 1, 2, 4, 8, 16, 32, 64, and 128. Three bits (GAIN[2:0]) in the configuration register are used to configure the gain. Gains are achieved in two stages. The first stage is a low-noise, low-drift, high input impedance, programmable gain amplifier (PGA). The second gain stage is implemented by a switched-capacitor circuit at the input to the $\Delta\Sigma$ modulator. $\frac{1}{5}$ 9 shows how each gain is implemented.

-CAPACITOR GAIN
1
2
4
4
4
4
4
4

表 9. Gain Implemer

The PGA consists of two chopper-stabilized amplifiers (A1 and A2) and a resistor feedback network that sets the PGA gain. The input is equipped with an electromagnetic interference (EMI) filter. 🛽 46 shows a simplified diagram of the PGA.




图 46. Simplified PGA Diagram

 V_{IN} denotes the differential input voltage $V_{IN} = V_{AINP} - V_{AINN}$. Use $\Delta \pm 4$ to calculate the gain of the PGA. Gain is changed inside the device using a variable resistor, R_{G} .

PGA Gain = 1 + 2
$$\cdot$$
 R_F / R_G

The switched-capacitor gain is changed using variable capacitors at the input to the $\Delta\Sigma$ modulator. Gains 1, 2, and 4 are implemented by using only the switched-capacitor circuit, which allows these gains to be used even when the PGA is bypassed; see the *Bypassing the PGA* section for more information about bypassing the PGA.

公式 5 shows that the differential full-scale input voltage range (FSR) of the device is defined by the gain setting and the reference voltage used:

$$FSR = \pm V_{REF} / Gain$$

(4)



 $V_{IN} = V_{AINP} - V_{AINN}$

8.3.2.1 PGA Input Voltage Requirements


As with many amplifiers, the PGA has an absolute input voltage range requirement that cannot be exceeded. The maximum and minimum absolute input voltages are limited by the voltage swing capability of the PGA output. The specified minimum and maximum absolute input voltages (V_{AINP} and V_{AINN}) depend on the PGA gain, the maximum differential input voltage (V_{INMAX}), and the tolerance of the analog power-supply voltages (AVDD and AVSS). Because gain on the ADS112U04 is implemented by both the PGA and a switched-capacitor gain circuit, there are two formulas that define the absolute input voltages. Use $\Delta \vec{x}$ 6 when the device gain is configured to less than or equal to 4. Use $\Delta \vec{x}$ 7 when the device gain is greater than 4. Use the maximum differential input voltage expected in the application for V_{INMAX} .

$$AVSS + 0.2 V \le V_{AINP}, V_{AINN} \le AVDD - 0.2 V$$
(6)
$$AVSS + 0.2 V + |V_{annulls}| (Gain - 4) / 8 \le V_{annulls} (V_{annulls} \le A) / DD = 0.2 V - |V_{annulls}| (Gain - 4) / 8$$
(7)

$$AVSS + 0.2 V + |V_{INMAX}| \cdot (Gain - 4) / 8 \le V_{AINP}, V_{AINN} \le AVDD - 0.2 V - |V_{INMAX}| \cdot (Gain - 4) / 8$$
(7)

AVDD AVDD - 0.2 V V_{OUTP} = V_{AINP} + V_{IN} · (Gain - 4) / 8

 V_{OUTN} = V_{AINN} - V_{IN} · (Gain - 4) / 8
 AVSS + 0.2 V AVSS



GAIN SETTING	FSR	
1	±2.048 V	
2	±1.024 V	
4	±0.512 V	
8	±0.256 V	
16	16 ±0.128 V	
32	±0.064 V	
64	±0.032 V	
128	±0.016 V	

表 10. Full-Scale Range

表 10 shows the corresponding full-scale ranges when using the internal 2.048-V reference.



www.ti.com.cn

ZHCSHD5A - JANUARY 2018 - REVISED OCTOBER 2018



www.ti.com.cn

8.3.2.2 Bypassing the PGA

At gains of 1, 2, and 4, the device can be configured to disable and bypass the low-noise PGA by setting the PGA_BYPASS bit in the configuration register. Disabling the PGA lowers the overall power consumption and also removes the restrictions of $\Delta \pm 6$ and $\Delta \pm 7$ for the absolute input voltage range. The usable absolute input voltage range is (AVSS – 0.1 V ≤ V_{AINP}, V_{AINN} ≤ AVDD + 0.1 V) when the PGA is disabled.

In order to measure single-ended signals that are referenced to AVSS ($AIN_P = V_{IN}$, $AIN_N = AVSS$), the PGA must be bypassed. Configure the device for single-ended measurements by either connecting one of the analog inputs to AVSS externally or by using the internal AVSS connection of the multiplexer (MUX[3:0] settings 1000 through 1011). When configuring the internal multiplexer for settings where $AIN_N = AVSS$ (MUX[3:0] = 1000 through 1011), the PGA is automatically bypassed and disabled irrespective of the PGA_BYPASS setting and gain is limited to 1, 2, and 4. In case gain is set to greater than 4, the device limits gain to 4.

When the PGA is disabled, the device uses a buffered switched-capacitor stage to obtain gains 1, 2, and 4. An internal buffer in front of the switched-capacitor stage ensures that the effect on the input loading resulting from the capacitor charging and discharging is minimal. See the *Electrical Characteristics* table for the typical values of absolute input currents (current flowing into or out of each input) and differential input currents (difference in absolute current between the positive and negative input) when the PGA is disabled.

For signal sources with high output impedance, external buffering may still be necessary. Active buffers can introduce noise as well as offset and gain errors. Consider all of these factors in high-accuracy applications.

8.3.3 Voltage Reference

The device offers an integrated, low-drift, 2.048-V reference. For applications that require a different reference voltage value or a ratiometric measurement approach, the device offers a differential reference input pair (REFP and REFN). In addition, the analog supply (AVDD – AVSS) can be used as a reference.

The reference source is selected by two bits (VREF[1:0]) in the configuration register. By default, the internal reference is selected. The internal voltage reference requires less than 25 µs to fully settle after power-up, when coming out of power-down mode, or when switching from an external reference source to the internal reference.

The differential reference input allows freedom in the reference common-mode voltage. The reference inputs are internally buffered to increase input impedance. Therefore, additional reference buffers are usually not required when using an external reference. When used in ratiometric applications, the reference inputs do not load the external circuitry; however, the analog supply current increases when using an external reference because the reference buffers are enabled.

In most cases the conversion result is directly proportional to the stability of the reference source. Any noise and drift of the voltage reference is reflected in the conversion result.



8.3.4 Modulator and Internal Oscillator


A ΔΣ modulator is used in the ADS112U04 to convert the analog input voltage into a pulse code modulated (PCM) data stream. The modulator runs at a modulator clock frequency of $f_{MOD} = f_{CLK} / 4$, where f_{CLK} is provided by the internal oscillator. The oscillator frequency, and therefore also the modulator frequency, depend on the selected operating mode. $\overline{\mathbf{x}}$ 11 shows the oscillator and modulator frequencies for the different operating modes.

OPERATING MODE	f _{CLK}	f _{MOD}
Normal mode	1.024 MHz	256 kHz
Turbo mode	2.048 MHz	512 kHz

表 11. Oscillator and Modulator Clock Frequencies for Different Operating Modes

8.3.5 Digital Filter


The device uses a linear-phase finite impulse response (FIR) digital filter that performs both filtering and decimation of the digital data stream coming from the modulator. The digital filter is automatically adjusted for the different data rates and always settles within a single cycle. The frequency responses of the digital filter are illustrated in 248 to 256 for different output data rates. The filter notches and output data rate scale proportionally with the clock frequency. The internal oscillator can vary over temperature as specified in the *Electrical Characteristics* table. The data rate or conversion time, respectively, and consequently also the filter notches vary proportionally.





ZHCSHD5A - JANUARY 2018 - REVISED OCTOBER 2018

www.ti.com.cn





8.3.6 Conversion Times

 $\frac{12}{12}$ shows the actual conversion times for each data rate setting. The values provided are in terms of t_{CLK} cycles and in milliseconds.

Continuous conversion mode data rates are timed from one \overline{DRDY} falling edge to the next \overline{DRDY} falling edge. The first conversion starts 28.5 \cdot t_{CLK} (normal mode) or 105 \cdot t_{CLK} (turbo mode) after the START/SYNC command is latched.

<u>Single</u>-shot conversion mode data rates are timed from when the START/SYNC command is latched to the DRDY falling edge and rounded to the next t_{CLK} . The exact time that a command is latched in relation to the rising edge of the stop bit depends on the baud rate; see the *Command Latching* section for details about command latch timing.

NOMINAL	–3-dB	CONTINUOUS CONVERSION MODE ⁽¹⁾		SINGLE-SHOT CO	NVERSION MODE
DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	ACTUAL CONVERSION TIME (t _{CLK}) ⁽²⁾	ACTUAL CONVERSION TIME (ms)	ACTUAL CONVERSION TIME (t _{CLK}) ⁽²⁾	ACTUAL CONVERSION TIME (ms)
NORMAL MODE					
20	13.1	51192	49.99	51213	50.01
45	20.0	22780	22.5	22805	22.27
90	39.6	11532	11.26	11557	11.29
175	77.8	5916	5.78	5941	5.80
330	150.1	3116	3.04	3141	3.07
600	279.0	1724	1.68	1749	1.71
1000	483.8	1036	1.01	1061	1.04
TURBO MODE					
40	17.1	51192	25.00	51217	25.01
90	39.9	22780	11.12	22809	11.14
180	79.2	11532	5.63	11561	5.65
350	155.6	5916	2.89	5945	2.90
660	300.3	3116	1.52	3145	1.54
1200	558.1	1724	0.84	1753	0.86
2000	967.6	1036	0.51	1065	0.52

表 12. Conversion Times

(1) The first conversion starts $28.5 \cdot t_{CLK}$ (normal mode) or $105 \cdot t_{CLK}$ (turbo mode) after the START/SYNC command is latched. The times listed in this table do not include that time.

(2) $t_{CLK} = 1 / f_{CLK}$. $f_{CLK} = 1.024$ MHz in normal mode and 2.048 MHz in turbo mode.

Although the conversion time at the 20-SPS setting is not exactly 1 / 20 Hz = 50 ms, this discrepancy does not affect the 50-Hz or 60-Hz rejection. The conversion time and filter notches vary by the amount specified in the *Electrical Characteristics* table for oscillator accuracy.

ZHCSHD5A - JANUARY 2018 - REVISED OCTOBER 2018



www.ti.com.cn

8.3.7 Excitation Current Sources

The device provides two matched programmable excitation current sources (IDACs) for resistance temperature detector (RTD) applications. The output current of the current sources can be programmed to 10 μ A, 50 μ A, 100 μ A, 250 μ A, 500 μ A, 1000 μ A, or 1500 μ A using the respective bits (IDAC[2:0]) in the configuration register. Each current source can be connected to any of the analog inputs (AINx) as well as to the dedicated reference inputs (REFP and REFN). Both current sources can also be connected to the same pin. Routing of the IDACs is configured by bits (I1MUX[2:0], I2MUX[2:0]) in the configuration register. Care must be taken not to exceed the compliance voltage of the IDACs. In other words, limit the voltage on the pin where the IDAC is routed to \leq (AVDD - 0.9 V), otherwise the specified accuracy of the IDAC current is not met. For three-wire RTD applications, the matched current sources can be used to cancel errors caused by sensor lead resistance (see the *3-Wire RTD Measurement* section for more details).

The IDACs require up to 200 µs to start up after the IDAC current is programmed to the respective value using the IDAC[2:0] bits. Set the IDAC current to the respective value using the IDAC[2:0] bits and then select the routing for each IDAC (I1MUX[2:0], I2MUX[2:0]) thereafter.

In single-shot conversion mode, the IDACs remain active between any two conversions if the IDAC[2:0] bits are set to a value other than 000. However, the IDACs are powered down whenever the POWERDOWN command is issued.

Keep in mind that the analog supply current increases when enabling the IDACs (that is, when the IDAC[2:0] bits are set to a value other than 000). The IDAC circuit needs this bias current to operate even when the IDACs are not routed to any pin (I1MUX[2:0] = I2MUX[2:0] = 000). In addition, the selected output current is drawn from the analog supply when I1MUX[2:0] or I2MUX[2:0] are set to a value other than 000.

8.3.8 Sensor Detection

To help detect a possible sensor malfunction, the device provides internal 10- μ A, burn-out current sources. When enabled by setting the respective bit (BCS) in the configuration register, one current source provides current to the positive analog input (AIN_P) currently selected and the other current source sinks current from the selected negative analog input (AIN_N).

In case of an open circuit in the sensor, these burn-out current sources pull the positive input towards AVDD and the negative input towards AVSS, resulting in a full-scale reading. A full-scale reading can also indicate that the sensor is overloaded or that the reference voltage is absent. A near-zero reading can indicate a shorted sensor. The absolute value of the burn-out current sources typically varies by $\pm 5\%$ and the internal multiplexer adds a small series resistance. Therefore, distinguishing a shorted sensor condition from a normal reading can be difficult, especially if an RC filter is used at the inputs. In other words, even if the sensor is shorted, the voltage drop across the external filter resistance and the residual resistance of the multiplexer causes the output to read a value higher than zero.

Keep in mind that ADC readings of a functional sensor may be corrupted when the burn-out current sources are enabled. Disable the burn-out current sources when preforming the precision measurement, and only enable these sources to test for sensor fault conditions.

8.3.9 System Monitor

The device provides some means for monitoring the analog power supply and the external voltage reference. To select a monitoring voltage, the internal multiplexer (MUX[3:0]) must be configured accordingly in the configuration register. The device automatically bypasses the PGA and sets the gain to 1, irrespective of the configuration register settings when the monitoring feature is used. The system monitor function only provides a coarse result and is not meant to be a precision measurement.

When measuring the analog power supply (MUX[3:0] = 1101), the resulting conversion is approximately (AVDD - AVSS) / 4. The device uses the internal 2.048-V reference for the measurement regardless of what reference source is selected in the configuration register (VREF[1:0]).

When monitoring the external reference voltage source (MUX[3:0] = 1100), the result is approximately ($V_{(REFP)} - V_{(REFN)}$) / 4. The device automatically uses the internal reference for the measurement.



8.3.10 Temperature Sensor

The ADS112U04 offers an integrated precision temperature sensor. The temperature sensor mode is enabled by setting bit TS = 1 in the configuration register. When in temperature sensor mode, the settings of configuration register 0 have no effect and the device uses the internal reference for measurement, regardless of the selected voltage reference source. Temperature readings follow the same process as the analog inputs for starting and reading conversion results. Temperature data are represented as a 14-bit effective result that is left-justified within the 16-bit conversion result. Data are output starting with the least significant bit (LSB). When reading the two data bytes, the last 14 bits (MSBs) are used to indicate the temperature measurement result. The LSBs of the data output do not indicate temperature. Only the 14 MSBs are relevant. One 14-bit LSB equals 0.03125°C. Negative numbers are represented in binary two's complement format. $\frac{13}{5}$ shows the mapping between temperature and digital codes.

	DIGITAL OUTPUT	
TEMPERATURE (°C)	BINARY	HEX
128	01 0000 0000 0000	1000
127.96875	00 1111 1111 1111	0FFF
100	00 1100 1000 0000	0C80
75	00 1001 0110 0000	0960
50	00 0110 0100 0000	0640
25	00 0011 0010 0000	0320
0.25	00 0000 0000 1000	0008
0.03125	00 0000 0000 0001	0001
0	00 0000 0000 0000	0000
-0.25	11 1111 1111 1000	3FF8
-25	11 1100 1110 0000	3CE0
-40	11 1011 0000 0000	3B00

8.3.10.1 Converting From Temperature to Digital Codes

8.3.10.1.1 For Positive Temperatures (For Example, 50°C):

Two's complement is not performed on positive numbers. Therefore, simply convert the number to binary code in a 14-bit, left-justified format with the MSB = 0 to denote the positive sign.

Example: 50°C / (0.03125°C per count) = 1600 = 0640h = 00 0110 0100 0000

8.3.10.1.2 For Negative Temperatures (For Example, –25°C):

Generate the two's complement of a negative number by complementing the absolute binary number and adding 1. Then, denote the negative sign with the MSB = 1.

Example: |-25°C| / (0.03125°C per count) = 800 = 0320h = 00 0011 0010 0000

Two's complement format: 11 1100 1101 1111 + 1 = 11 1100 1110 0000

8.3.10.2 Converting From Digital Codes to Temperature

To convert from digital codes to temperature, first check whether the MSB is a 0 or a 1. If the MSB is a 0, simply multiply the decimal code by 0.03125° C to obtain the result. If the MSB is a 1, subtract 1 from the result and complement all bits. Then, multiply the result by -0.03125° C.

Example: The device reads back 0960h: 0960h has an MSB = 0.

 $0960h \cdot 0.03125^{\circ}C = 2400 \cdot 0.03125^{\circ}C = 75^{\circ}C$

Example: The device reads back 3CE0h: 3CE0h has an MSB = 1.

Subtract 1 and complement the result: $3CE0h \rightarrow 0320h$

 $0320h \cdot (-0.03125^{\circ}C) = 800 \cdot (-0.03125^{\circ}C) = -25^{\circ}C$

ZHCSHD5A - JANUARY 2018 - REVISED OCTOBER 2018



8.3.11 Offset Calibration

The internal multiplexer offers the option to short both PGA inputs $(AIN_P \text{ and }AIN_N)$ to mid-supply (AVDD + AVSS) / 2. This option can be used to measure and calibrate the device offset voltage by storing the result of the shorted input voltage reading in a microcontroller and consequently subtracting the result from each following reading. Take multiple readings with the inputs shorted and average the result to reduce the effect of noise.

8.3.12 Conversion Data Counter

The ADS112U04 offers an optional data counter word to help the host determine if the conversion data are new. The DCNT bit in the configuration register enables the conversion data counter. The data counter appears as an 8-bit word that precedes the conversion data each time a conversion result is read. The reset value of the counter is 00h. The word increments each time the ADC completes a conversion. The counter rolls over to 00h after reaching FFh.

When the host reads a conversion result, the host can determine if the data being read are new by comparing the counter value with the counter value obtained with the last data read. If the counter values are the same, then this result indicates that no new conversion data are available from the ADC. The counter can also help the host determine if a conversion result was missed.

Reset the conversion data counter by clearing the DCNT bit to 0 and then setting DCNT back to 1. A device reset also resets the conversion data counter.

8.3.13 Data Integrity

There are two methods for ensuring data integrity for data output on the ADS112U04. Output data can be register contents or conversion results. The optional data counter word that precedes conversion data is covered by both data integrity options. The data integrity modes are configured using the CRC[1:0] bits in the configuration register. When CRC[1:0] = 01, a bitwise-inverted version of the data is output immediately following the most significant byte (MSB) of the data.

When CRC[1:0] = 10, a 16-bit CRC word is output immediately following the MSB of the data. In CRC mode, the checksum bytes are the 16-bit remainder of the bitwise exclusive-OR (XOR) of the data bytes with a CRC polynomial. The CRC is based on the CRC-16-CCITT polynomial: $x^{16} + x^{12} + x^5 + 1$ with an initial value of FFFFh.

The 17 binary coefficients of the polynomial are: 1 0001 0000 0010 0001. To calculate the CRC, divide (XOR operation) the data bytes (excluding the CRC) with the polynomial and compare the calculated CRC values to the ADC CRC value. If the values do not match, a data transmission error has occurred. In the event of a data transmission error, read the data again.

The following list shows a general procedure to compute the CRC value:

- 1. Left-shift the initial data value by 16 bits, with zeros padded to the right.
- 2. Align the MSB of the CRC polynomial to the left-most, logic-one value of the data.
- 3. Perform an XOR operation on the data value with the aligned CRC polynomial. The XOR operation creates a new, shorter-length value. The bits of the data values that are not in alignment with the CRC polynomial drop down and append to the right of the new XOR result.
- 4. When the XOR result is less than 1 0000 0000 0000 0000, the procedure ends, yielding the 16-bit CRC value. Otherwise, continue with the XOR operation shown in step 2 using the current data value. The number of loop iterations depends on the value of the initial data.

8.3.14 General-Purpose Digital Inputs/Outputs

The ADS112U04 offers three dedicated general-purpose input/output (GPIO) pins. Use the GPIOnDIR (where n = 0, 1, 2) bits in the configuration register to configure the pin as either an input or an output. The GPIOnDAT bits in the configuration register contain the input or output GPIO data. If a GPIO pin is configured as an input, the respective GPIOnDAT bit reads the status of the pin; if the GPIO pin is configured as an output, write the output status to the respective GPIOnDAT bit.


GPIO2 shares a pin with the DRDY signal. When the pin is configured as an output by the GPIO2DIR bit, the GPIO2SEL bit in the configuration register selects the function of the GPIO2/DRDY pin. If the GPIO2SEL bit is cleared, GPIO2 is routed to the pin. If the bit is set, the pin is driven with the DRDY signal.

See the Register Descriptions section for more information regarding the configuration of the GPIO pins.



8.4 Device Functional Modes

图 57 shows a flow chart of the different operating modes and how the device transitions from one mode to another.



- (1) Any reset (power-on, command, or pin) immediately resets the device.
- (2) The conversion mode is selected with the CM bit in the configuration register.
- (3) The POWERDOWN command allows any ongoing conversion to complete before placing the device in power-down mode.

图 57. Operating Flow Chart

8.4.1 Power-Up and Reset

The ADS112U04 is reset in one of three ways: either by a power-on reset, by the RESET pin, or by a RESET command.

When a reset occurs, the configuration registers reset to the default values and the device enters a low-power state. The device then waits for the START/SYNC command to enter conversion mode; see the UART Timing Requirements section for reset timing information.



Device Functional Modes (接下页)

8.4.1.1 Power-On Reset

During power up, the device is held in reset. The power-on reset releases approximately 600 µs after both supplies have exceeded their respective power-up reset thresholds. After this time all internal circuitry (including the voltage reference) are stable and communication with the device is possible. As part of the reset process, the device sets all bits in the configuration registers to the respective default settings. After power-up, the device enters a low-power state. The power-up behavior is intended to prevent systems with tight power-supply requirements from encountering a current surge during power-up.

8.4.1.2 **RESET** Pin

Reset the ADC by taking the RESET pin low for a minimum of $t_{w(RSL)}$ and then returning the pin high. After the rising edge of the RESET pin, a delay time of $t_{d(RSTX)}$ is required before sending the first serial interface command or starting a conversion; see the UART Timing Requirements table for reset timing information.

8.4.1.3 Reset by Command

Reset the ADC by using the RESET command (06h or 07h). After the RESET command is latched, a delay time of $t_{d(RSTX)}$ is required before sending the first serial interface command or starting a conversion; see the *UART Timing Requirements* table for reset timing information. The exact time that a command is latched in relation to the rising edge of the stop bit depends on the baud rate; see the *Command Latching* section for details about command latch timing.

8.4.2 Conversion Modes

The device operates in one of two conversion modes that are selected by the CM bit in the configuration register. These conversion modes are single-shot conversion and continuous conversion mode. A START/SYNC command must be issued each time the CM bit is changed.

8.4.2.1 Single-Shot Conversion Mode

In single-shot conversion mode, the device only performs a conversion when a START/SYNC command is issued. The device consequently performs one single conversion and returns to a low-power state afterwards. The internal oscillator and all analog circuitry (except for the excitation current sources) are turned off while the device waits in this low-power state until the next conversion is started. Writing to any configuration register besides register 04h when a conversion is ongoing functions as a new START/SYNC command that stops the current conversion and restarts a single new conversion. Each conversion is fully settled (assuming the analog input signal settles to the final value before the conversion starts) because the device digital filter settles within a single cycle.

8.4.2.2 Continuous Conversion Mode

In continuous conversion mode, the device continuously performs conversions. When a conversion completes, the device places the result in the output buffer and immediately begins another conversion.

In order to start continuous conversion mode, the CM bit must be set to 1 followed by a START/SYNC command. The first conversion starts $28.5 \cdot t_{CLK}$ (normal mode) or $105 \cdot t_{CLK}$ (turbo mode) after the START/SYNC command is latched. The exact time that a command is latched in relation to the rising edge of the stop bit depends on the baud rate; see the *Command Latching* section for details about command latch timing. Writing to any configuration register besides register 04h during an ongoing conversion restarts the current conversion. Send a START/SYNC command immediately after the CM bit is set to 1.

Stop continuous conversions by sending the POWERDOWN command.



Device Functional Modes (接下页)

8.4.3 Operating Modes

In addition to the different conversion modes, the device can also be operated in different operating modes that can be selected to trade-off power consumption, noise performance, and output data rate. These modes are: normal mode, turbo mode, and power-down mode.

8.4.3.1 Normal Mode

Normal mode is the default mode of operation after power-up. In this mode, the internal modulator of the $\Delta\Sigma$ ADC runs at a modulator clock frequency of $f_{MOD} = f_{CLK} / 4 = 256$ kHz, where the system clock (f_{CLK}) is provided by the internal oscillator. Normal mode offers output data rate options ranging from 20 SPS to 1 kSPS. The data rate is selected by the DR[2:0] bits in the configuration register.

8.4.3.2 Turbo Mode

Applications that require higher data rates up to 2 kSPS can operate the device in turbo mode. In this mode, the internal modulator runs at a higher frequency of $f_{MOD} = f_{CLK} / 4 = 512$ kHz. Compared to normal mode, the device power consumption increases because the modulator runs at a higher frequency. Running the ADS112U04 in turbo mode at a comparable output data rate as in normal mode yields better noise performance. For example, the input-referred noise at 90 SPS in turbo mode is lower than the input-referred noise at 90 SPS in normal mode.

8.4.3.3 Power-Down Mode

When the POWERDOWN command is issued, the device enters power-down mode after completing the current conversion. In this mode, all analog circuitry (including the voltage reference and both IDACs) are powered down and the device typically only uses 400 nA of current. When in power-down mode, the device holds the configuration register settings and responds to commands, but does not perform any data conversions.

Issuing a START/SYNC command wakes up the device and either starts a single conversion or starts continuous conversion mode, depending on the conversion mode selected by the CM bit.

8.5 Programming

8.5.1 UART Interface

The serial data and control interface on the ADS112U04 is universal asynchronous receiver transmitter (UART) compatible. Commands from the host are received by the device through the RX pin. Data are transmitted from the device to the host through the TX pin. The ADS112U04 actively synchronizes to the baud rate of the host each time the host transmits a command. The interface is half duplex; meaning only either the host or the device can communicate at any given time.

8.5.1.1 Receive (RX)

The UART receive pin (RX) is used to send data (commands and register data) to the device. The device never drives the RX pin.

8.5.1.2 Transmit (TX)

The UART transmit pin (TX) is used to read conversion and register data from the device. The TX pin is held at logic high when not transmitting data.

8.5.1.3 Data Ready (DRDY)

DRDY indicates when a new conversion result is ready for retrieval. The DRDY signal appears on the GPIO2/DRDY pin only when GPIO2 is configured as an output and the GPIO2SEL bit in the configuration register is set. When DRDY falls low, new conversion data are ready. DRDY transitions back high when the conversion result is latched for output transmission. In case a conversion result in continuous conversion mode is not read (only applies to manual data read mode), DRDY pulses high for t_{w(DRH)} before the next conversion completes; see the UART Switching Characteristics section for more details.

8.5.1.4 Protocol

Serial data transfer using the UART interface is performed in byte increments. For each byte that is sent by either the host or the device, a start bit (logic low) is transmitted first, followed by eight bits of data in LSB-first format. A stop bit (logic high) is transmitted at the end of each byte. By using a start and stop bit for each byte, the ADS112U04 can latch each byte and maintain synchronous communication throughout the process.

The ADS112U04 actively synchronizes to the baud rate of the host each time the host transmits a command. Baud rate synchronization occurs when the host transmits the synchronization word (55h) preceding any command sent to the ADS112U04. The host must always transmit the synchronization word first followed by the command byte or bytes. Each byte begins with a start bit and ends with a stop bit, including the synchronization word.




图 58. Example ADS112U04 UART Protocol



Programming (接下页)

8.5.1.5 Timeout

The ADS112U04 offers a UART timeout feature that can be used to recover communication when a serial interface transmission is interrupted. If the host initiates contact with the ADS112U04 but subsequently remains idle for $32760 \cdot t_{MOD}$ in normal mode and $65520 \cdot t_{MOD}$ in turbo mode before completing a command, the ADS112U04 interface is reset. If the ADS112U04 interface has reset because of a timeout condition, the host must abort the transaction and restart the communication again by sending the synchronization word first followed by the command byte or bytes.

8.5.2 Data Format

The device provides 16 bits of data in binary two's complement format. Use 公式 8 to calculate the size of one code (LSB).

 $1 \text{ LSB} = (2 \cdot \text{V}_{\text{RFF}} / \text{Gain}) / 2^{16} = +\text{FS} / 2^{15}$

(8)

A positive full-scale input $[V_{IN} \ge (+FS - 1 \text{ LSB}) = (V_{REF} / \text{ Gain} - 1 \text{ LSB})]$ produces an output code of 7FFFh and a negative full-scale input ($V_{IN} \le -FS = -V_{REF} / \text{ Gain})$ produces an output code of 8000h. The output clips at these codes for signals that exceed full-scale.


表 14 summarizes the ideal output codes for different input signals.

INPUT SIGNAL, $V_{IN} = V_{AINP} - V_{AINN}$	IDEAL OUTPUT CODE ⁽¹⁾
≥ FS (2 ¹⁵ – 1) / 2 ¹⁵	7FFFh
FS / 2 ¹⁵	0001h
0	0000h
-FS / 2 ¹⁵	FFFFh
≤ –FS	8000h

表 14. Ideal Output Code versus Input Signal

(1) Excludes the effects of noise, INL, offset, and gain errors.

图 59 shows the mapping of the analog input signal to the output codes.





注

Single-ended signal measurements, where $V_{AINN} = 0$ V and $V_{AINP} = 0$ V to +FS, only use the positive code range from 0000h to 7FFFh. However, because of device offset, the ADS112U04 can still output negative codes when V_{AINP} is close to 0 V.

TEXAS INSTRUMENTS

ADS112U04

ZHCSHD5A-JANUARY 2018-REVISED OCTOBER 2018

www.ti.com.cn

8.5.3 Commands

As 表 15 shows, the device offers six different commands to control device operation. Four commands are standalone instructions (RESET, START/SYNC, POWERDOWN, and RDATA). The commands to read (RREG) and write (WREG) configuration register data from and to the device require additional information as part of the instruction. For clarity, 表 15 shows the command bits MSB first, but data are always transmitted byte-wise LSB first on the ADS112U04.

COMMAND	DESCRIPTION	COMMAND BYTE ⁽¹⁾
RESET	Reset the device	0000 011x
START/SYNC	Start or restart conversions	0000 100x
POWERDOWN	Enter power-down mode	0000 001x
RDATA	Read data by command	0001 xxxx
RREG	Read register at address rrr	0010 <i>rrrx</i>
WREG	Write register at address rrr	0100 <i>rrrx</i>

表 15. Command Definitions

(1) Operands: rrr = register address (000 to 100), x = don't care.

8.5.3.1 RESET (0000 011x)

Resets the device to the default states. Wait at least $t_{d(RSRX)}$ after the RESET command is sent before sending any other command.

8.5.3.2 START/SYNC (0000 100x)

In single-shot conversion mode, the START/SYNC command is used to start a single conversion, or (when sent during an ongoing conversion) to reset the digital filter and then restart a single new conversion. When the device is set to continuous conversion mode, the START/SYNC command must be issued one time to start converting continuously. Sending the START/SYNC command when converting in continuous conversion mode resets the digital filter and restarts continuous conversions.

8.5.3.3 POWERDOWN (0000 001x)

The POWERDOWN command places the device into power-down mode. The command shuts down all internal analog components and turns off both IDACs, but holds all register values. In case the POWERDOWN command is issued when a conversion is ongoing, the conversion completes before the ADS112U04 enters power-down mode. As soon as a START/SYNC command is issued, all analog components return to their previous states.

8.5.3.4 RDATA (0001 xxxx)

The RDATA command loads the output shift register with the most recent conversion result right after the command is received. If a conversion finishes in the middle of the RDATA command byte, the state of the DRDY pin at the end of the read operation signals whether the old or the new result is loaded. If the old result is loaded, DRDY stays low, indicating that the new result is not read out. The new conversion result loads when DRDY is high.

注 UART transmissions take place byte-wise. Bytes are transmitted least significant bit first. Data words are transmitted least significant byte first.



8.5.3.5 RREG (0010 rrrx)

The RREG command reads the value of the register at address rrr. If the register pointed to by rrr does not exist, the read back data are 00h. 图 60 shows the sequence for reading a register. The synchronization word must be sent by the host before the RREG command is sent.




图 60. Read Register Sequence

8.5.3.6 WREG (0100 rrrx dddd dddd)

The WREG command writes dddd dddd to the register at address rrr. If the register pointed to by rrr does not exist, the WREG command is ignored. 8 61 shows the sequence for writing a register. The synchronization word must be sent by the host before the WREG command is sent. Writing to any register besides register 04h forces the digital filter to reset and any ongoing ADC conversion to restart.



8.5.3.7 Command Latching

The ADS112U04 interface automatically synchronizes to the baud rate of the host, meaning that the time required for commands to be latched by the interface varies with baud rate. Commands are not processed until after being latched by the ADS112U04.

Commands are latched by the ADS112U04 when the device detects the stop bit. Stop bit detection generally occurs in the middle of the stop bit where the middle of the stop bit is defined as t_{BAUD} / 2 after the rising edge of the stop bit. However, this timing is not exact because of the asynchronous nature between the host baud clocking and the ADS112U04 internal oscillator as well as jitter in the ADS112U04 internal oscillator. The stop bit detection timing error can be as large as $4 \cdot t_{CLK}$ in normal mode and $8 \cdot t_{CLK}$ in turbo mode.

8.5.4 Reading Data

There are two ways to read data from the ADS112U04: manual data read mode and automatic data read mode. In manual data read mode, the host retrieves data by issuing the RDATA command. In automatic data read mode, the ADS112U04 automatically outputs conversion data on the TX pin as soon as a conversion completes.

ADS112U04

ZHCSHD5A - JANUARY 2018 - REVISED OCTOBER 2018



8.5.4.1 Manual Data Read Mode

In manual data read mode, data are read by issuing the RDATA command. The ADS112U04 responds to the RDATA command with the latest conversion data. There are three ways to monitor for new conversion data.

One way is to monitor for the falling edge of the DRDY signal. To configure the GPIO2/DRDY pin to output the DRDY signal, the pin must be configured as an output by setting the GPIO2DIR bit in the configuration register, and DRDY must be multiplexed to the pin by setting the GPIO2SEL bit in the configuration register.

图 62 shows the timing diagram for collecting data in manual data read mode using DRDY to indicate new data.




图 62. Manual Data Read Mode Using DRDY (Continuous Conversion Mode)

Another way to monitor for a new conversion result is to periodically read the DRDY bit in the configuration register. If set, the DRDY bit indicates that a new conversion result is ready for retrieval. The host can subsequently issue an RDATA command to retrieve the data. The rate at which the host polls the ADS112U04 for new data must be at least as fast as the data rate in continuous conversion mode to prevent the host from missing a conversion result.

If a new conversion result becomes ready during a UART transmission, the transmission is not corrupted. The new data are loaded into the output shift register upon the following RDATA command.

8 63 shows the timing diagram for collecting data in manual data read mode using the DRDY bit in the configuration register to indicate new data.




图 63. Manual Data Read Mode Using the RREG Command (Continuous Conversion Mode)

The last way to detect if new conversion data are available is through the use of the conversion data counter word. In this mode, the host periodically requests data from the device using the RDATA command and checks the conversion data counter word against the conversion data counter word read for the previous data received. If the counter values are the same, the host can disregard the data because that data has already been gathered. If the counter has incremented, the host records the data. The rate at which the host polls the ADS112U04 for new data must be at least as fast as the data rate in continuous conversion mode to prevent the host from missing a conversion result.

If a new conversion result becomes ready during a UART transmission, the transmission is not corrupted. The new data are loaded into the output shift register after the following RDATA command.

8 64 shows the timing diagram for collecting data in manual data read mode using the conversion data counter word to indicate new data.




图 64. Manual Data Read Mode Using the Conversion Data Counter (Continuous Conversion Mode)


The conversion data counter can be used in conjunction with the previously discussed methods of detecting new data to ensure that the host did not miss a conversion result.




8.5.4.2 Automatic Data Read Mode

In automatic data read mode, the ADS112U04 automatically outputs the latest conversion data on the TX pin without the host sending an RDATA command. The DRDY signal does not have to be monitored in this mode; thus making this mode useful for applications that require the number of digital lines to be minimized. Using automatic data read mode requires the least amount of communication between the host and device when compared to monitoring the DRDY bit of the configuration register or the conversion data counter in manual data read mode. The conversion data counter can also be used in this mode to verify that the host has not missed a conversion result. The host must not send commands to the ADS112U04 while data are being output in automatic data read mode to avoid data corruption.


8 65 shows the timing diagram for collecting data in automatic data read mode.





8.5.5 Data Integrity

The optional data integrity checks can be configured using the CRC[1:0] bits in the configuration register. When one of the data integrity options is enabled, the data integrity check is output on the TX pin immediately following the conversion or register data; see the *Data Integrity* section for detailed description of the data integrity functionality. Additional words are always two bytes when CRC16 is enabled. The number of additional words in the inverted data mode when reading conversion data varies from two to three depending on whether the conversion data counter is enabled. If 66 and 8 67 show register and conversion data retrieval when CRC is enabled, respectively. 8 68 shows data retrieval when inverted data output is enabled.



ADS112U04 ZHCSHD5A – JANUARY 2018– REVISED OCTOBER 2018

8.6 Register Map

8.6.1 Configuration Registers

The device has five 8-bit configuration registers that are accessible through the UART interface using the RREG and WREG commands. After power-up or reset, all registers are set to the default values (which are all 0). All register values are retained during power-down mode. 表 16 shows the register map of the configuration registers.

			20.00.000	- <u>j.</u> -ip				
REGISTER (Hex)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
00h		MUX	([3:0]			GAIN[2:0]		PGA_BYPASS
01h		DR[2:0]			СМ	VRE	TS	
02h	DRDY	DCNT	CRC	[1:0]	BCS		IDAC[2:0]	
03h		I1MUX[2:0]			I2MUX[2:0]		0	AUTO
04h	0	GPIO2DIR	GPIO1DIR	GPIO0DIR	GPIO2SEL	GPIO2DAT	GPIO1DAT	GPIO0DAT

表 16. Configuration Register Map

8.6.2 Register Descriptions

-n

表 17 lists the access codes for the ADS112U04 registers.

A 17. Register Access Type Codes							
Access Type	Code	Description					
R	R	Read					
R/W	R/W	Read-Write					
W	W	Write					

表 17. Register Access Type Codes

Value after reset or the default value



8.6.2.1 Configuration Register 0 (address = 00h) [reset = 00h]

7	6	5	4	3	2	1	0
	MUX	[3:0]			GAIN[2:0]		PGA_BYPASS
	R/W	/-0h			R/W-0h		R/W-0h

		MUX[3:0]		GAIN[2:0] PGA_BYPASS
		R/W-0h		R/W-0h R/W-0h
		表 1	8. Config	uration Register 0 Field Descriptions
Bit	Field	Туре	Reset	Description
7:4	MUX[3:0]	R/W	0h	Input multiplexer configuration. These bits configure the input multiplexer. For settings where $AIN_N = AVSS$, the PGA must be disabled (PGA_BYPASS = 1

7:4	MUX[3:0]	R/W	Oh	Input multiplexer configuration. These bits configure the input multiplexer. For settings where $AIN_N = AVSS$, the PGA must be disabled (PGA_BYPASS = 1) and only gains 1, 2, and 4 can be used. 0000 : $AIN_P = AIN0$, $AIN_N = AIN1$ (default) 0001 : $AIN_P = AIN0$, $AIN_N = AIN2$ 0010 : $AIN_P = AIN0$, $AIN_N = AIN2$ 0010 : $AIN_P = AIN1$, $AIN_N = AIN3$ 0011 : $AIN_P = AIN1$, $AIN_N = AIN2$ 0101 : $AIN_P = AIN1$, $AIN_N = AIN2$ 0101 : $AIN_P = AIN1$, $AIN_N = AIN2$ 0101 : $AIN_P = AIN2$, $AIN_N = AIN3$ 0111 : $AIN_P = AIN3$, $AIN_N = AIN3$ 0111 : $AIN_P = AIN3$, $AIN_N = AVSS$ 1000 : $AIN_P = AIN3$, $AIN_N = AVSS$ 1011 : $AIN_P = AIN3$, $AIN_N = AVSS$ 1011 : $AIN_P = AIN3$, $AIN_N = AVSS$ 1011 : $AIN_P = AIN3$, $AIN_N = AVSS$ 1101 : $(AVEF) - V_{(REFN)} / 4$ monitor (PGA bypassed) 1101 : AIN_P and AIN_N shorted to ($AVDD + AVSS$) / 2 1111 : Reserved
3:1	GAIN[2:0]	R/W	Oh	Gain configuration. These bits configure the device gain. Gains 1, 2, and 4 can be used without the PGA. In this case, gain is obtained by a switched-capacitor structure. 000 : Gain = 1 (default) 001 : Gain = 2 010 : Gain = 4 011 : Gain = 8 100 : Gain = 16 101 : Gain = 32 110 : Gain = 128
0	PGA_BYPASS	R/W	Oh	Disables and bypasses the internal low-noise PGA.Disabling the PGA reduces overall power consumption and allows the absoluteinput voltage range to span from AVSS - 0.1 V to AVDD + 0.1 V.The PGA can only be disabled for gains 1, 2, and 4.The PGA is always enabled for gain settings 8 to 128, regardless of thePGA_BYPASS setting.0 : PGA enabled (default)1 : PGA disabled and bypassed

图 69. Configuration Register 0

8.6.2.2 Configuration Register 1 (address = 01h) [reset = 00h]

图 70. Configuration Register 1

7	6	5	4	3	2	1	0
	DR[2:0]		MODE	СМ	VREF	[1:0]	TS
	R/W-0h		R/W-0h	R/W-0h	R/W	-0h	R/W-0h

Bit	Field	Туре	Reset	Description
7:5	DR[2:0]	R/W	Oh	Data rate. These bits control the data rate setting depending on the selected operating mode. $\frac{1}{5}$ 20 lists the bit settings for normal and turbo mode.
4	MODE	R/W	0h	Operating mode. These bits control the operating mode that the device operates in.
				0 : Normal mode (256-kHz modulator clock, default) 1 : Turbo mode (512-kHz modulator clock)
3	СМ	R/W	0h	Conversion mode. This bit sets the conversion mode for the device.
				0 : Single-shot conversion mode (default)1 : Continuous conversion mode
2:1	VREF[1:0]	R/W	0h	Voltage reference selection. These bits select the voltage reference source that is used for the conversion.
				 00 : Internal 2.048-V reference selected (default) 01 : External reference selected using the REFP and REFN inputs 10 : Analog supply (AVDD – AVSS) used as reference 11 : Analog supply (AVDD – AVSS) used as reference
0	TS	R/W	Oh	Temperature sensor mode. This bit enables the internal temperature sensor and puts the device in temperature sensor mode. The settings of configuration register 0 have no effect and the device uses the internal reference for measurement when temperature sensor mode is enabled
				0 : Temperature sensor mode disabled (default) 1 : Temperature sensor mode enabled

表 19. Configuration Register 1 Field Descriptions

表 20. DR Bit Settings

NORMAL MODE	TURBO MODE
000 = 20 SPS	000 = 40 SPS
001 = 45 SPS	001 = 90 SPS
010 = 90 SPS	010 = 180 SPS
011 = 175 SPS	011 = 350 SPS
100 = 330 SPS	100 = 660 SPS
101 = 600 SPS	101 = 1200 SPS
110 = 1000 SPS	110 = 2000 SPS
111 = Reserved	111 = Reserved



8.6.2.3 Configuration Register 2 (address = 02h) [reset = 00h]

图 71. Configuration Register 2

7	6	5	4 3	2	1	0
DRDY	DCNT	CRC[1:0]	BCS		IDAC[2:0]	
R-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h	

Bit	Field	Туре	Reset	Description					
7	DRDY	R	0h	Conversion result ready flag. This bit flags if a new conversion result is ready. This bit is reset when conversion data are read.					
				0 : No new conversion result available (default) 1 : New conversion result ready					
6	DCNT	R/W	0h	Data counter enable. The bit enables the conversion data counter.					
				0 : Conversion counter disabled (default)1 : Conversion counter enabled					
5:4	CRC[1:0]	R/W	0h	Data integrity check enable. These bits enable and select the data integrity checks.					
				00 : Disabled (default) 01 : Inverted data output enabled 10 : CRC16 enabled 11 : Reserved					
3	BCS	R/W	Oh	Burn-out current sources. This bit controls the $10-\mu A$, burn-out current sources. The burn-out current sources can be used to detect sensor faults such as wire breaks and shorted sensors.					
				0 : Current sources off (default) 1 : Current sources on					
2:0	IDAC[2:0]	R/W	Oh	IDAC current setting. These bits set the current for both IDAC1 and IDAC2 excitation current sources. 000 : Off (default) $001 : 10 \mu A$ $010 : 50 \mu A$ $101 : 50 \mu A$ $100 : 250 \mu A$ $101 : 500 \mu A$ $110 : 1000 \mu A$ $111 : 1500 \mu A$					

表 21. Configuration Register 2 Field Descriptions

8.6.2.4 Configuration Register 3 (address = 03h) [reset = 00h]

图 72. Configuration Register 3

7	6	5	4	3	2	1	0
	I1MUX[2:0]			I2MUX[2:0]			AUTO
	R/W-0h			R/W-0h			R/W-0h

Bit	Field	Туре	Reset	Description					
7:5	I1MUX[2:0]	R/W	0h	IDAC1 routing configuration. These bits select the channel that IDAC1 is routed to.					
				000 : IDAC1 disabled (default) 001 : IDAC1 connected to AIN0 010 : IDAC1 connected to AIN1 011 : IDAC1 connected to AIN2 100 : IDAC1 connected to AIN3 101 : IDAC1 connected to REFP 110 : IDAC1 connected to REFN 111 : Reserved					
4:2	I2MUX[2:0]	R/W	0h	IDAC2 routing configuration. These bits select the channel that IDAC2 is routed to.					
				000 : IDAC2 disabled (default) 001 : IDAC2 connected to AIN0 010 : IDAC2 connected to AIN1 011 : IDAC2 connected to AIN2 100 : IDAC2 connected to AIN3 101 : IDAC2 connected to REFP 110 : IDAC2 connected to REFN 111 : Reserved					
1	RESERVED	R	0h	Reserved. Always write 0					
0	AUTO	R/W	0h	ADC data output mode. The bit controls the UART data output mode for the conversion result.					
				0 : Manual data read mode (default) 1 : Automatic data read mode					

表 22. Configuration Register 3 Field Descriptions



8.6.2.5 Configuration Register 4 (address = 04h) [reset = 00h]

图 73. Configuration Register 4

7	6	5	4	3	2	1	0
0	GPIO2DIR	GPIO1DIR	GPIO0DIR	GPIO2SEL	GPIO2DAT	GPIO1DAT	GPIO0DAT
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

表 23. Configuration Register 4 Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R	0h	Reserved. Always write 0
6	GPIO2DIR	R/W	0h	GPIO2 direction control. This bit configures GPIO2 as an input or output.
				0 : Input (default) 1 : Output
5	GPIO1DIR	R/W	0h	GPI01 direction control. This bit configures GPI01 as an input or output.
				0 : Input (default) 1 : Output
4	GPIO0DIR	R/W	0h	GPIO0 direction control. This bit configures GPIO0 as an input or output.
				0 : Input (default) 1 : Output
3	GPIO2SEL	R/W	Oh	GPIO2/DRDY control. This bit controls which source controls the state of the GPIO2/DRDY pin when GPIO2 is configured as an output.
				0 : <u>GPIO2</u> DAT (default) 1 : <u>DRDY</u>
2	GPIO2DAT	R/W	Oh	GPIO2 input/output level. This bit controls the state of GPIO2 when configured as an output or holds the value of GPIO2 when configured as an input.
				0 : Logic low (default) 1 : Logic high
1	GPIO1DAT	R/W	Oh	GPIO1 input/output level. This bit controls the state of GPIO1 when configured as an output or holds the value of GPIO1 when configured as an input.
				0 : Logic low (default) 1 : Logic high
0	GPIO0DAT	R/W	Oh	GPIO0 input/output level. This bit controls the state of GPIO0 when configured as an output or holds the value of GPIO0 when configured as an input.
				0 : Logic low (default) 1 : Logic high



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ADS112U04 is a precision, 16-bit, delta-sigma ($\Delta\Sigma$), analog-to-digital converter (ADC) that offers many integrated features to ease the measurement of the most common sensor types, including various types of temperature and bridge sensors. Primary considerations when designing an application with the ADS112U04 include analog input filtering, establishing an appropriate external reference for ratiometric measurements, and setting the absolute input voltage range for the internal PGA. Connecting and configuring the interface appropriately is another concern. These considerations are discussed in the following sections.

9.1.1 Interface Connections




图 74. Interface Connections

Most microcontroller UART peripherals can operate with the ADS112U04. The baud rate is determined by the host via a synchronization word that must be sent to the ADS112U04 before each command. Details of the UART communication protocol of the device can be found in the *Programming* section.

TI recommends placing 47-Ω resistors in series with all digital input and output pins (TX, RX, and GPIO2/DRDY). This resistance smooths sharp transitions, suppresses overshoot, and offers some overvoltage protection. Care must be taken to meet all UART timing requirements because the additional resistors interact with the bus capacitances present on the digital signal lines.




Application Information (接下页)

9.1.2 Analog Input Filtering

Analog input filtering serves two purposes: first, to limit the effect of aliasing during the sampling process, and second, to reduce external noise from being a part of the measurement.

As with any sampled system, aliasing can occur if proper antialias filtering is not in place. Aliasing occurs when frequency components are present in the input signal that are higher than half the sampling frequency of the ADC (also known as the *Nyquist frequency*). These frequency components are folded back and show up in the actual frequency band of interest below half the sampling frequency. Inside a $\Delta\Sigma$ ADC, the input signal is sampled at the modulator frequency f_{MOD} and not at the output data rate. **1** 75 shows that the filter response of the digital filter repeats at multiples of the sampling frequency (f_{MOD}). Signals or noise up to a frequency where the filter response repeats are attenuated to a certain amount by the digital filter depending on the filter architecture. Any frequency components present in the input signal around the modulator frequency or multiples thereof are not attenuated and alias back into the band of interest, unless attenuated by an external analog filter.



ZHCSHD5A-JANUARY 2018-REVISED OCTOBER 2018



www.ti.com.cn

Application Information (接下页)

Many sensor signals are inherently band limited; for example, the output of a thermocouple has a limited rate of change. In this case the sensor signal does not alias back into the pass band when using a $\Delta\Sigma$ ADC. However, any noise pick-up along the sensor wiring or the application circuitry can potentially alias into the pass band. Power-line-cycle frequency and harmonics are one common noise source. External noise can also be generated from electromagnetic interference (EMI) or radio frequency interference (RFI) sources, such as nearby motors and cellular phones. Another noise source typically exists on the printed circuit board (PCB) itself in the form of clocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the measurement result.

A first-order resistor-capacitor (RC) filter is (in most cases) sufficient to either totally eliminate aliasing, or to reduce the effect of aliasing to a level within the noise floor of the sensor. Ideally, any signal beyond f_{MOD} / 2 is attenuated to a level below the noise floor of the ADC. The digital filter of the ADS112U04 attenuates signals to a certain degree, as illustrated in the filter response plots in the *Digital Filter* section. In addition, noise components are usually smaller in magnitude than the actual sensor signal. Therefore, using a first-order RC filter with a cutoff frequency set at the output data rate or 10 times higher is generally a good starting point for a system design.

Internal to the device, prior to the PGA inputs, is an EMI filter; see 🛚 46. The cutoff frequency of this filter is approximately 31.8 MHz, which helps reject high-frequency interferences.

9.1.3 External Reference and Ratiometric Measurements

The full-scale range (FSR) of the ADS112U04 is defined by the reference voltage and the PGA gain (FSR = $\pm V_{REF}$ / Gain). An external reference can be used instead of the integrated 2.048-V reference to adapt the FSR to the specific system needs. An external reference must be used if V_{IN} is greater than 2.048 V. For example, an external 5-V reference and an AVDD = 5 V are required in order to measure a single-ended signal that can swing between 0 V and 5 V.

The reference inputs of the device also allow the implementation of ratiometric measurements. In a ratiometric measurement the same excitation source that is used to excite the sensor is also used to establish the reference for the ADC. As an example, a simple form of a ratiometric measurement uses the same current source to excite both the resistive sensor element (such as an RTD) and another resistive reference element that is in series with the element being measured. The voltage that develops across the reference element is used as the reference source for the ADC. These components cancel out in the ADC transfer function because current noise and drift are common to both the sensor measurement and the reference. The output code is only a ratio of the sensor element and the value of the reference resistor. The value of the excitation current source itself is not part of the ADC transfer function.

9.1.4 Establishing Proper Limits on the Absolute Input Voltage

The ADS112U04 can be used to measure various types of input signal configurations: single-ended, pseudodifferential, and fully differential signals (which can be either unipolar or bipolar). However, configuring the device properly for the respective signal type is important.

Signals where the negative analog input is fixed and referenced to analog ground ($V_{AINN} = 0$ V) are commonly called *single-ended signals*. If the PGA is disabled and bypassed, the absolute input voltages of the ADS112U04 can be as low as 100 mV below AVSS and as large as 100 mV above AVDD. Therefore, the PGA_BYPASS bit must be set in order to measure single-ended signals when a unipolar analog supply is used (AVSS = 0 V). Gains of 1, 2, and 4 are still possible in this configuration. Measuring a 0-mA to 20-mA or 4-mA to 20-mA signal across a load resistor of 100 Ω referenced to GND is a typical example. The ADS112U04 can directly measure the signal across the load resistor using a unipolar supply, the internal 2.048-V reference, and gain = 1 when the PGA is bypassed.

If gains larger than 4 are needed to measure a single-ended signal, the PGA must be enabled. In this case, a bipolar supply is required for the ADS112U04 to meet the absolute input voltage requirement of the PGA.

Signals where the negative analog input (AIN_N) is fixed at a voltage other the 0 V are referred to as *pseudo-differential signals*.

Fully differential signals in contrast are defined as signals having a constant common-mode voltage where the positive and negative analog inputs swing 180° out-of-phase but have the same amplitude.



Application Information (接下页)

The ADS112U04 can measure pseudo-differential and fully differential signals with the PGA enabled or bypassed. However, the PGA must be enabled in order to use gains greater than 4. The absolute input voltages of the input signal must meet the absolute input voltage restrictions of the PGA (as explained in the *PGA Input Voltage Requirements* section) when the PGA is enabled. Setting the common-mode voltage at or near (AVSS + AVDD) / 2 in most cases satisfies the PGA absolute input voltage requirements.

Signals where both the positive and negative inputs are always ≥ 0 V are called *unipolar signals*. These signals can in general be measured with the ADS112U04 using a unipolar analog supply (AVSS = 0 V). As mentioned previously, the PGA must be bypassed in order to measure single-ended, unipolar signals when using a unipolar supply.

A signal is called *bipolar* when either the positive or negative input can swing below 0 V. A bipolar analog supply (such as AVDD = 2.5 V, AVSS = -2.5 V) is required in order to measure bipolar signals with the ADS112U04. A typical application task is measuring a single-ended, bipolar, ± 10 -V signal where AIN_N is fixed at 0 V and AIN_P swings between -10 V and 10 V. The ADS112U04 cannot directly measure this signal because the 10 V exceeds the analog power-supply limits. However, one possible solution is to use a bipolar analog supply (AVDD = 2.5 V, AVSS = -2.5 V), gain = 1, and a resistor divider in front of the ADS112U04. The resistor divider must divide the voltage down to $\leq \pm 2.048$ V in order to measure the voltage using the internal 2.048-V reference.

9.1.5 Unused Inputs and Outputs

To minimize leakage currents on the analog inputs, leave unused analog and reference inputs floating, or connect the inputs to mid-supply or to AVDD. Connecting unused analog or reference inputs to AVSS is possible as well, but can yield higher leakage currents on other analog inputs than the previously mentioned options.

Do not float unused digital inputs; excessive power-supply leakage current can result. Tie all unused digital inputs to the appropriate levels, DVDD or DGND, even when in power-down mode. Connections for unused digital inputs are:

- Tie the RESET pin to DVDD if the RESET pin is not used
- Leave the GPIO0 or GPIO1 pins configured in the default states as GPIO inputs and tie GPIO0 or GPIO1, respectively, to either DVDD or DGND if unused
- Leave the <u>GPIO2</u>/<u>DRDY</u> pin configured in the default state as a GPIO input and tie to either DVDD or DGND if both the <u>DRDY</u> output and GPIO2 are unused

ADS112U04 ZHCSHD5A – JANUARY 2018 – REVISED OCTOBER 2018 TEXAS INSTRUMENTS

www.ti.com.cn

Application Information (接下页)

9.1.6 Pseudo Code Example

The following list shows a pseudo code sequence with the required steps to set up the device and the microcontroller that interfaces to the ADC in order to take subsequent readings from the ADS112U04 in continuous conversion mode. The dedicated GPIO2/DRDY pin is used to indicate availability of new conversion data. The default configuration register settings are changed to gain = 16, continuous conversion mode. This example shows data collection using manual data read mode.

```
Power-up;
Delay to allow power supplies to settle and power-on reset to complete; minimum of 600 µs;
Configure the UART interface of the microcontroller to 8-N-1 format;
Configure the microcontroller GPIO connected to the GPIO2/DRDY pin as a falling edge triggered
interrupt input;
Send the synchronization word to the device (55h);
Send the RESET command (06h) to make sure the device is properly reset after power-up;
Delay for a minimum of t<sub>d(RSRX)</sub>;
Write the respective register configurations with the WREG command, sending the synchronization word
each time (55h, 40h, 08h, 55h, 42h, 08h, 55h, 48h, 48h);
As an optional sanity check, send the synchronization word then read back all configuration registers
with the RREG command (55h, 2xh);
Send the synchronization word to the device (55h);
Send the START/SYNC command (08h) to start converting in continuous conversion mode;
Loop
ł
    Wait for GPIO2/DRDY to transition low;
    Send the synchronization word (55h);
    Send the RDATA command (10h);
    Receive 2 bytes of data from TX;
}
Send the synchronization word (55h);
Send the POWERDOWN command (02h) to stop conversions and put the device in power-down mode;
```

TI recommends running an offset calibration before performing any measurements or when changing the gain of the PGA. The internal offset of the device can, for example, be measured by shorting the inputs to mid-supply (MUX[3:0] = 1110). The microcontroller then takes multiple readings from the device with the inputs shorted and stores the average value in the microcontroller memory. When measuring the sensor signal, the microcontroller then subtracts the stored offset value from each device reading to obtain an offset compensated result; the offset can be either positive or negative in value.



9.2 Typical Applications

9.2.1 K-Type Thermocouple Measurement (-200°C to +1250°C)




图 76. Thermocouple Measurement

9.2.1.1 Design Requirements

表 24. Design Requirements

DESIGN PARAMETER	VALUE
Supply voltage	3.3 V
Reference voltage	Internal 2.048-V reference
Update rate	≥10 readings per second
Thermocouple type	К
Temperature measurement range	–200°C to +1250°C
Measurement accuracy at $T_A = 25^{\circ}C^{(1)}$	0.5°C

(1) Not accounting for error of the thermocouple and cold-junction temperature measurement; offset calibration at $T_{(TC)} = T_{(CJ)} = 25^{\circ}C$; no gain calibration.

9.2.1.2 Detailed Design Procedure

The biasing resistors R_{B1} and R_{B2} are used to set the common-mode voltage of the thermocouple such that the input voltages do not exceed the absolute input voltage range of the PGA (in this example, to mid-supply AVDD / 2). If the application requires the thermocouple to be biased to GND, either a bipolar supply (for example, AVDD = 2.5 V and AVSS = -2.5 V) must be used for the device to meet the absolute input voltage requirement of the PGA, or the PGA must be bypassed. When choosing the values of the biasing resistors, care must be taken so that the biasing current does not degrade measurement accuracy. The biasing current flows through the thermocouple and can cause self-heating and additional voltage drops across the thermocouple leads. Typical values for the biasing resistors range from 1 M Ω to 50 M Ω .

ADS112U04 ZHCSHD5A – JANUARY 2018 – REVISED OCTOBER 2018

www.ti.com.cn

TRUMENTS

In addition to biasing the thermocouple, R_{B1} and R_{B2} are also useful for detecting an open thermocouple lead. When one of the thermocouple leads fails open, the biasing resistors pull the analog inputs (AIN0 and AIN1) to AVDD and AVSS, respectively. The ADC consequently reads a full-scale value, which is outside the normal measurement range of the thermocouple voltage, to indicate this failure condition.

Although the device digital filter attenuates high-frequency components of noise, performance can be further improved by providing a first-order, passive RC filter at the inputs. $\Delta \pm$ 9 calculates the cutoff frequency that is created by the differential RC filter formed by R_{E1}, R_{E2}, and the differential capacitor C_{DIF}.

$$f_{C} = 1 / [2\pi \cdot (R_{F1} + R_{F2}) \cdot C_{DIF}]$$

(9)

Two common-mode filter capacitors (C_{M1} and C_{M2}) are also added to offer attenuation of high-frequency, common-mode noise components. Choose a differential capacitor C_{DIF} that is at least an order of magnitude (10 times) larger than the common-mode capacitors (C_{M1} and C_{M2}) because mismatches in the common-mode capacitors can convert common-mode noise into differential noise.

The filter resistors R_{F1} and R_{F2} also serve as current-limiting resistors. These resistors limit the current into the analog inputs (AIN0 and AIN1) of the device to safe levels if an overvoltage on the inputs occur. Care must be taken when choosing the filter resistor values because the input currents flowing into and out of the device cause a voltage drop across the resistors. This voltage drop shows up as an additional offset error at the ADC inputs. TI therefore recommends limiting the filter resistor values to below 1 k Ω .

The filter component values used in this design are: $R_{F1} = R_{F2} = 1 \text{ k}\Omega$, $C_{DIF} = 100 \text{ nF}$, and $C_{CM1} = C_{CM2} = 10 \text{ nF}$.

The highest measurement resolution is achieved when matching the largest potential input signal to the FSR of the ADC by choosing the highest possible gain. From the design requirement, the maximum thermocouple voltage occurs at $T_{(TC)} = 1250^{\circ}$ C and is $V_{(TC)} = 50.644$ mV as defined in the tables published by the National Institute of Standards and Technology (NIST) using a cold-junction temperature of $T_{(CJ)} = 0^{\circ}$ C. A thermocouple produces an output voltage that is proportional to the temperature difference between the thermocouple tip and the cold junction. If the cold junction is at a temperature below 0°C, the thermocouple produces a voltage larger than 50.644 mV. The isothermal block area is constrained by the operating temperature range of the device. Therefore, the isothermal block temperature is limited to -40°C. A K-type thermocouple at $T_{(TC)} = 1250^{\circ}$ C produces an output voltage of $V_{(TC)} = 50.644$ mV – (-1.527 mV) = 52.171 mV when referenced to a cold-junction temperature of $T_{(CJ)} = -40^{\circ}$ C. The maximum gain that can be applied when using the internal 2.048-V reference is then calculated as (2.048 V / 52.171 mV) = 39.3. The next smaller PGA gain setting that the device offers is 32.

The device integrates a high-precision temperature sensor that can be used to measure the temperature of the cold junction. To measure the internal temperature of the ADS112U04, the device must be set to internal temperature sensor mode by setting the TS bit to 1 in the configuration register. For best performance, careful board layout is critical to achieve good thermal conductivity between the cold junction and the device package.

However, the device does not perform automatic cold-junction compensation of the thermocouple. This compensation must be done in the microcontroller that interfaces to the device. The microcontroller requests one or multiple readings of the thermocouple voltage from the device and then sets the device to internal temperature sensor mode (TS = 1) to acquire the temperature of the cold junction. An algorithm similar to the following must be implemented on the microcontroller to compensate for the cold-junction temperature:

- 1. Measure the thermocouple voltage, $V_{(TC)}$, between AIN0 and AIN1
- 2. Measure the temperature of the cold junction, T_(CJ), using the temperature sensor mode of the ADS112U04
- 3. Convert the cold-junction temperature into an equivalent thermoelectric voltage, $V_{(CJ)}$, using the tables or equations provided by NIST
- 4. Add $V_{(TC)}$ and $V_{(CJ)}$ and translate the summation back into a thermocouple temperature using the NIST tables or equations again

In some applications, the integrated temperature sensor of the ADS112U04 cannot be used (for example, if the accuracy is not high enough or if the device cannot be placed close enough to the cold junction). The additional analog input channels of the device can be used in this case to measure the cold-junction temperature with a thermistor, RTD, or an analog temperature sensor. 图 76 illustrates the LM94022 temperature sensor being used for cold-junction compensation.



As shown in $\Delta \pm 10$, the rms noise of the ADS112U04 at gain = 32 and DR = 20 SPS (1.95 μV_{rms}) is divided by the average sensitivity of a K-type thermocouple (41 $\mu V/^{\circ}C$) to obtain an approximation of the achievable temperature resolution.

Temperature Resolution = $1.95 \,\mu\text{V} / 41 \,\mu\text{V}/^{\circ}\text{C} = 0.05^{\circ}\text{C}$

(10)

表 25 shows the register settings for this design.

REGISTER	SETTING	DESCRIPTION
00h	0Ah	$AIN_P = AIN0$, $AIN_N = AIN1$, gain = 32, PGA enabled ⁽¹⁾
01h	08h	DR = 20 SPS, normal mode, continuous conversion mode, internal reference
02h	00h	Conversion data counter disabled, data integrity disabled, burnout current sources disabled, IDACs off
03h	00h	No IDACs used, manual data read mode
04h	48h	GPIO2/DRDY pin configured as a DRDY output


表 25. Register Settings

(1) To measure the cold junction temperature using the LM90422, change register 00h to B1h (AIN_P = AIN3, AIN_N = AVSS, gain = 1, PGA disabled).

9.2.1.3 Application Curves

图 77 and 图 78 show the measurement results. The measurements are taken at $T_A = T_{(CJ)} = 25^{\circ}C$. A system offset calibration is performed at $T_{(TC)} = 25^{\circ}C$, which translates to a $V_{(TC)} = 0$ V when $T_{(CJ)} = 25^{\circ}C$. No gain calibration is implemented. The data in 图 77 are taken using a precision voltage source as the input signal instead of a thermocouple. The respective temperature measurement error in 图 78 is calculated from the data in 图 77 using the NIST tables.

The design meets the required temperature measurement accuracy given in 表 24. The measurement error shown in 图 78 does not include the error of the thermocouple itself nor the measurement error of the cold-junction temperature. Those two error sources are in general larger than 0.2°C and therefore, in many cases, dominate the overall system measurement accuracy.





ZHCSHD5A - JANUARY 2018 - REVISED OCTOBER 2018

9.2.2 3-Wire RTD Measurement (–200°C to +850°C)

The ADS112U04 integrates all necessary features (such as dual-matched programmable current sources, buffered reference inputs, and a PGA) to ease the implementation of ratiometric 2-, 3-, and 4-wire RTD measurements. 79 shows a typical implementation of a ratiometric 3-wire RTD measurement using the excitation current sources integrated in the device to excite the RTD as well as to implement automatic RTD lead-resistance compensation.




图 79. 3-Wire RTD Measurement

9.2.2.1 Design Requirements

表 26. Design Requirements

DESIGN PARAMETER	VALUE
Supply voltage	3.3 V
Update rate	20 readings per second
RTD type	3-wire Pt100
Maximum RTD lead resistance	15 Ω
RTD excitation current	500 µA
Temperature measurement range	-200°C to +850°C
Measurement accuracy at $T_A = 25^{\circ}C^{(1)}$	±0.2°C

(1) Not accounting for error of RTD;

offset calibration is performed with R_{RTD} = 100 Ω ; no gain calibration.

9.2.2.2 Detailed Design Procedure

The circuit in 🕅 79 employs a ratiometric measurement approach. In other words, the sensor signal (that is, the voltage across the RTD in this case) and the reference voltage for the ADC are derived from the same excitation source. Therefore, errors resulting from temperature drift or noise of the excitation source cancel out because these errors are common to both the sensor signal and the reference.



In order to implement a ratiometric 3-wire RTD measurement using the device, IDAC1 is routed to one of the leads of the RTD and IDAC2 is routed to the second RTD lead. Both currents have the same value, which is programmable by the IDAC[2:0] bits in the configuration register. The design of the device ensures that both IDAC values are closely matched, even across temperature. The sum of both currents flows through a precision, low-drift reference resistor, R_{REF}. The voltage, V_{REF}, generated across the reference resistor (as shown in 公式 11) is used as the ADC reference voltage. 公式 11 reduces to 公式 12 because I_{IDAC1} = I_{IDAC2}.

$$V_{\text{REF}} = (I_{\text{IDAC1}} + I_{\text{IDAC2}}) \cdot R_{\text{REF}}$$

$$V_{\text{REF}} = 2 \cdot I_{\text{IDAC1}} \cdot R_{\text{REF}}$$
(11)
(12)

To simplify the following discussion, the individual lead resistance values of the RTD (R_{LEADx}) are set to zero. As 公式 13 shows, only IDAC1 excites the RTD to produce a voltage (V_{RTD}) proportional to the temperature-dependent RTD value and the IDAC1 value.

$$V_{\text{RTD}} = R_{\text{RTD} (\text{at temperature})} \cdot I_{\text{IDAC1}}$$
(13)

The device internally amplifies the voltage across the RTD using the PGA and compares the resulting voltage against the reference voltage to produce a digital output code proportional to 公式 14 through 公式 16:

Code
$$\propto$$
 V_{RTD} · Gain / V_{REF}(14)Code \propto (R_{RTD (at temperature)} · I_{IDAC1} · Gain) / (2 · I_{IDAC1} · R_{REF})(15)Code \propto (R_{RTD (at temperature)} · Gain) / (2 · R_{REF})(16)

As shown in $\Delta \pm$ 16, the output code only depends on the value of the RTD, the PGA gain, and the reference resistor (R_{REF}), but not on the IDAC1 value. The absolute accuracy and temperature drift of the excitation current therefore does not matter. However, because the value of the reference resistor directly affects the measurement result, choosing a reference resistor with a very low temperature coefficient is important to limit errors introduced by the temperature drift of R_{REF}.

The second IDAC2 is used to compensate for errors introduced by the voltage drop across the lead resistance of the RTD. All three leads of a 3-wire RTD typically have the same length and, thus, the same lead resistance. Also, IDAC1 and IDAC2 have the same value. Taking the lead resistance into account, use $\Delta \pm 17$ to calculate the differential voltage (V_{IN}) across the ADC inputs (AIN0 and AIN1):

$$V_{IN} = I_{IDAC1} \cdot (R_{RTD} + R_{LEAD1}) - I_{IDAC2} \cdot R_{LEAD2}$$
(17)

公式 17 reduces to 公式 18 when $R_{LEAD1} = R_{LEAD2}$ and $I_{IDAC1} = I_{IDAC2}$:

 $V_{IN} = I_{IDAC1} \cdot R_{RTD}$

In other words, the measurement error resulting from the voltage drop across the RTD lead resistance is compensated, as long as the lead resistance values and the IDAC values are well matched.

A first-order differential and common-mode RC filter (R_{F1} , R_{F2} , C_{DIF1} , C_{CM1} , and C_{CM2}) is placed on the ADC inputs, as well as on the reference inputs (R_{F3} , R_{F4} , C_{DIF2} , C_{CM3} , and C_{CM4}). The same guidelines for designing the input filter apply as described in the *K-Type Thermocouple Measurement* section. Match the corner frequencies of the input and reference filter for best performance. For more detailed information on matching the input and reference filter, see the *RTD Ratiometric Measurements and Filtering Using the ADS1148 and ADS1248* application report.

The reference resistor R_{REF} not only serves to generate the reference voltage for the device, but also sets the voltages at the leads of the RTD to within the specified absolute input voltage range of the PGA.

When designing the circuit, care must also be taken to meet the compliance voltage requirement of the IDACs. The IDACs require that the maximum voltage drop developed across the current path to AVSS be equal to or less than AVDD – 0.9 V in order to operate accurately. This requirement means that $\Delta \pm$ 19 must be met at all times.

$$AVSS + I_{IDAC1} \cdot (R_{LEAD1} + R_{RTD}) + (I_{IDAC1} + I_{IDAC2}) \cdot (R_{LEAD3} + R_{REF}) \le AVDD - 0.9 V$$
(19)

The device also offers the possibility to route the IDACs to the same inputs used for measurement. If the filter resistor values R_{F1} and R_{F2} in 8 79 are small enough and well matched, then IDAC1 can be routed to AIN1 and IDAC2 to AIN0. In this manner, even two 3-wire RTDs sharing the same reference resistor can be measured with a single device.

A

(18)

ADS112U04

ZHCSHD5A-JANUARY 2018-REVISED OCTOBER 2018



www.ti.com.cn

(20)

(22)

As stated in $\frac{1}{8}$ 26, this design example discusses the implementation of a 3-wire Pt100 measurement to be used to measure temperatures ranging from -200°C to +850°C. The excitation current for the Pt100 is chosen as $I_{IDAC1} = 500 \ \mu$ A, which means a combined current of 1 mA is flowing through the reference resistor, R_{REF} . As mentioned previously, besides creating the reference voltage for the ADS112U04, the voltage across R_{REF} also sets the absolute input voltages for the RTD measurement. In general, choose the largest reference voltage possible that maintains the compliance voltage of the IDACs and meets the absolute input voltage requirement of the PGA. Setting the common-mode voltage at or near half the analog supply (in this case 3.3 V / 2 = 1.65 V) in most cases satisfies the absolute input voltage requirements of the PGA. $\Delta \vec{x}$ 20 is then used to calculate the value for R_{REF} :

$$R_{REF} = V_{REF} / (I_{IDAC1} + I_{IDAC2}) = 1.65 \text{ V} / 1 \text{ mA} = 1.65 \text{ k}\Omega$$

The stability of R_{REF} is critical to achieve good measurement accuracy over temperature and time. Choosing a reference resistor with a temperature coefficient of ±10 ppm/°C or better is advisable. If a 1.65-k Ω value is not readily available, another value near 1.65 k Ω (such as 1.62 k Ω or 1.69 k Ω) can certainly be used as well.

As a last step, the PGA gain must be selected in order to match the maximum input signal to the FSR of the ADC. The resistance of a Pt100 increases with temperature. Therefore, the maximum voltage to be measured (V_{INMAX}) occurs at the positive temperature extreme. At 850°C, a Pt100 has an equivalent resistance of approximately 391 Ω as per the NIST tables. The voltage across the Pt100 equates to Δ t 21:

$$V_{\text{INMAX}} = V_{\text{RTD (at 850°C)}} = R_{\text{RTD (at 850°C)}} \cdot I_{\text{IDAC1}} = 391 \ \Omega \cdot 500 \ \mu\text{A} = 195.5 \ \text{mV}$$
(21)

The maximum gain that can be applied when using a 1.65-V reference is then calculated as (1.65 V / 195.5 mV) = 8.4. The next smaller PGA gain setting available in the ADS112U04 is 8. At a gain of 8, the ADS112U04 offers an FSR value as described in $\Delta \pm 22$:

$$FSR = \pm V_{REF} / Gain = \pm 1.65 V / 8 = \pm 206.25 mV$$

This range allows for margin with respect to initial accuracy and drift of the IDACs and reference resistor.

After selecting the values for the IDACs, R_{REF}, and PGA gain, make sure to double check that the settings meet the absolute input voltage requirements of the PGA and the compliance voltage of the IDACs. To determine the true absolute input voltages at the ADC inputs (AIN0 and AIN1), the lead resistance must be taken into account as well.

The smallest absolute input voltage occurs on AIN0 at the lowest measurement temperature (–200°C) with $R_{LEADx} = 0 \Omega$, and is equal to $V_{REF} = 1.65 V$.

The minimum absolute input voltage must not exceed the limit set in 公式 7 to meet 公式 23:

$$V_{AIN0 (MIN)} \ge AVSS + 0.2 V + |V_{INMAX}| \cdot (Gain - 4) / 8 = 0 V + 0.2 V + 97.75 mV = 297.75 mV$$
(23)

The restriction is satisfied with $V_{AINO} = 1.65$ V.

The largest absolute input voltage (calculated using 公式 24 and 公式 25) occurs on AIN1 at the highest measurement temperature (850°C).

$V_{AIN1 (MAX)} = V_{REF} + (I_{IDAC1} + I_{IDAC2}) \cdot R_{LEAD3} + I_{IDAC1} \cdot (R_{LEAD1})$	+ $R_{\text{RTD (at 850°C)}}$ (24)
--	------------------------------------

$$V_{AIN1 (MAX)} = 1.65 \text{ V} + 1 \text{ mA} \cdot 15 \Omega + 500 \mu\text{A} \cdot (15 \Omega + 391 \Omega) = 1.868 \text{ V}$$
⁽²⁵⁾

V_{AIN1 (MAX)} meets the requirement given by 公式 7 and equates to 公式 26 in this design:

 $V_{AINP (MAX)} \le AVDD - 0.2 V - |V_{INMAX}| \cdot (Gain - 4) / 8 = 3.3 V - 0.2 V - 97.75 mV = 3.002 V$ (26)

The restriction on the compliance voltage (AVDD - 0.9 V = 3.3 V - 0.9 V = 2.4 V) of IDAC1 is met as well.

表 27 shows the register settings for this design.

REGISTER	SETTING	DESCRIPTION
00h	36h	$AIN_P = AIN1$, $AIN_N = AIN0$, gain = 8, PGA enabled
01h	0Ah	DR = 20 SPS, normal mode, continuous conversion mode, external reference
02h	55h	Conversion data counter disabled, data integrity disabled, burnout current sources disabled, IDAC = $500 \ \mu A$
03h	70h	IDAC1 = AIN2, IDAC2 = AIN3, manual data read mode
04h	48h	GPIO2/DRDY pin configured as a DRDY output

表 27. Register Settings



(27)

9.2.2.2.1 Design Variations for 2-Wire and 4-Wire RTD Measurements

Implementing a 2- or 4-wire RTD measurement is very similar to the 3-wire RTD measurement illustrated in 879, except that only one IDAC is required.

图 80 shows a typical circuit implementation of a 2-wire RTD measurement. The main difference compared to a 3-wire RTD measurement is with respect to the lead resistance compensation. The voltage drop across the lead resistors, R_{LEAD1} and R_{LEAD2} , in this configuration is directly part of the measurement (as shown in 公式 27) because there is no means to compensate the lead resistance by use of the second current source. Any compensation must be done by calibration.




图 80. 2-Wire RTD Measurement




图 81. 4-Wire RTD Measurement

ADS112U04 ZHCSHD5A – JANUARY 2018 – REVISED OCTOBER 2018


As shown in $\Delta \pm 28$, the transfer function of a 2- and 4-wire RTD measurement differs compared to the one of a 3-wire RTD measurement by a factor of 2 because only one IDAC is used and only one IDAC flows through the reference resistor, R_{REF}.

Code ∝ (R_{RTD (at Temperature)} · Gain) / R_{REF}

In addition, the input common-mode voltage and reference voltage is reduced compared to the 3-wire RTD configuration. Therefore, some further modifications may be required in case the 3-wire RTD design is used to measure 2- and 4-wire RTDs as well. If the decreased absolute input voltages does not meet the minimum absolute voltage requirements of the PGA anymore, either increase the value of R_{REF} by switching in a larger resistor or, alternatively, increase the excitation current and decrease the gain at the same time.

9.2.2.3 Application Curves

The design meets the required temperature measurement accuracy given in 表 26. However, the measurement error shown in 图 83 does not include the error of the RTD itself.



TEXAS INSTRUMENTS


www.ti.com.cn

(28)



9.2.3 Resistive Bridge Measurement

The device offers several features to ease the implementation of ratiometric bridge measurements (such as a PGA with gains up to 128, buffered, and differential reference inputs).



(1) Connect reference inputs directly to the bridge excitation voltage through Kelvin connections.

图 84. Resistive Bridge Measurement

9.2.3.1 Design Requirements

DESIGN PARAMETER	VALUE
Analog supply voltage	5.0 V
Digital supply voltage	3.3 V
Load cell type	4-wire load cell
Load cell maximum capacity	1 kg
Load cell sensitivity	3 mV/V
Excitation voltage	5 V
Noise-free counts	8000

表 28. Design Requirements

9.2.3.2 Detailed Design Procedure

As shown in 🕅 84, the bridge excitation voltage is simultaneously used as the reference voltage for the ADC to implement a ratiometric bridge measurement. With this configuration, any drift in excitation voltage also shows up on the reference voltage, consequently canceling out drift error. Either the dedicated reference inputs can be used, or the analog supply can be used as the reference if the supply is used to excite the bridge.

The PGA offers gains up to 128, which helps amplify the small differential bridge output signal to make optimal use of the ADC full-scale range. Using a symmetrical bridge with the excitation voltage equal to the supply voltage of the device ensures that the output signal of the bridge meets the absolute input voltage requirement of the PGA.

Using a 3-mV/V load cell with a 5-V excitation yields a maximum differential voltage at the ADC inputs of V_{INMAX} = 15 mV at maximum load. 公式 29 then calculates the maximum gain that can be used.

Gain
$$\leq$$
 V_{REF} / V_{INMAX} = 5 V / 15 mV = 333.3

Accordingly Gain = 128 is used in this example.



(30)

A first-order differential and common-mode RC filter (R_{F1} , R_{F2} , C_{DIF1} , C_{CM1} , and C_{CM2}) is placed on the ADC inputs. The reference has an additional capacitor C_{DIF2} to limit reference noise. Care must be taken to maintain a limited amount of filtering or the measurement is no longer ratiometric.

The device is capable of 16-bit, noise-free resolution using a gain of 128 at 20 SPS for the specified reference voltage. Accordingly, the device is able to resolve signals as small as one LSB. Use 公式 30 to calculate the LSB size:

1 LSB = (2
$$\cdot$$
 V_{REF} / Gain) / 2¹⁶ = (2 \cdot 5.0 V / 128) / 2¹⁶ = 1.192 μ V

To find the total number of counts available for the bridge measurement, the maximum output voltage is divided by the LSB value. Dividing 10 mV by 1.192 μ V equates to 8389 total counts available, which meets the design parameter of 8000 counts.

表 29 shows the register settings for this design.

REGISTER	SETTING	DESCRIPTION						
00h	4Eh	$AIN_P = AIN1$, $AIN_N = AIN2$, gain = 128, PGA enabled						
01h	0Ah	DR = 20 SPS, normal mode, continuous conversion mode, external reference						
02h	98h	Conversion data counter disabled, data integrity disabled, burnout current sources disabled, IDACs off						
03h	00h	No IDACs used, manual data read mode						
04h	48h	GPIO2/DRDY pin configured as a DRDY output						

表 29. Register Settings



10 Power Supply Recommendations

The device requires two power supplies: analog (AVDD, AVSS) and digital (DVDD, DGND). The analog power supply can be bipolar (for example, AVDD = 2.5 V, AVSS = -2.5 V) or unipolar (for example, AVDD = 3.3 V, AVSS = 0 V) and is independent of the digital power supply. The digital supply sets the digital I/O levels.

10.1 Power-Supply Sequencing

The power supplies can be sequenced in any order, but in no case must any analog or digital inputs exceed the respective analog or digital power-supply voltage and current limits. Wait approximately 600 µs after all power supplies are stabilized before communicating with the device to allow the power-on reset process to complete.

10.2 Power-Supply Decoupling

Good power-supply decoupling is important to achieve optimum performance. As shown in $\[Begin{subarray}{c} 85\]$ and $\[Begin{subarray}{c} 86\]$, AVDD, AVSS (when using a bipolar supply), and DVDD must be decoupled with at least a 0.1- μ F capacitor. Place the bypass capacitors as close to the power-supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes. Connect analog and digital grounds together as close to the device as possible.




图 85. Unipolar Analog Power Supply




图 86. Bipolar Analog Power Supply



11 Layout

11.1 Layout Guidelines

Employing best design practices is recommended when laying out a printed-circuit board (PCB) for both analog and digital components. This recommendation generally means that the layout separates analog components [such as ADCs, amplifiers, references, digital-to-analog converters (DACs), and analog MUXs] from digital components [such as microcontrollers, complex programmable logic devices (CPLDs), field-programmable gate arrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching regulators]. 🕅 87 shows an example of good component placement. Although 🕅 87 provides a good example of component placement, the best placement for each application is unique to the geometries, components, and PCB fabrication capabilities employed. That is, there is no single layout that is perfect for every design and careful consideration must always be used when designing with any analog component.





图 87. System Component Placement

The following basic recommendations for layout of the ADS112U04 help achieve the best possible performance of the ADC. A good design can be ruined with a bad circuit layout.

- Separate analog and digital signals. To start, partition the board into analog and digital sections where the layout permits. Routing digital lines away from analog lines prevents digital noise from coupling back into analog signals.
- The ground plane can be split into an analog plane (AGND) and digital plane (DGND), but is not necessary. Place digital signals over the digital plane, and analog signals over the analog plane. As a final step in the layout, the split between the analog and digital grounds must be connected to together at the ADC.
- Fill void areas on signal layers with ground fill.
- Provide good ground return paths. Signal return currents flow on the path of least impedance. If the ground plane is cut or has other traces that block the current from flowing right next to the signal trace, another path must be found to return to the source and complete the circuit. If forced into a larger path, the chance that the signal radiates increases. Sensitive signals are more susceptible to EMI interference.
- Use bypass capacitors on supplies to reduce high-frequency noise. Do not place vias between bypass capacitors and the active device. Placing the bypass capacitors on the same layer as close to the active device yields the best results.
- Consider the resistance and inductance of the routing. Often, traces for the inputs have resistances that react
 with the input bias current and cause an added error voltage. Reducing the loop area enclosed by the source
 signal and the return current reduces the inductance in the path. Reducing the inductance reduces the EMI
 pickup and reduces the high-frequency impedance at the input of the device.
- Watch for parasitic thermocouples in the layout. Dissimilar metals going from each analog input to the sensor can create a parasitic thermocouple that can add an offset to the measurement. Differential inputs must be matched for both the inputs going to the measurement source.
- Analog inputs with differential connections must have a capacitor placed differentially across the inputs. Best
 input combinations for differential measurements use adjacent analog input lines (such as AIN0, AIN1 and
 AIN2, AIN3). The differential capacitors must be of high quality. The best ceramic chip capacitors are COG
 (NPO) that have stable properties and low noise characteristics.



11.2 Layout Example



TEXAS INSTRUMENTS

www.ti.com.cn

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档:

- 德州仪器 (TI), 《REF50xx 低噪声、极低漂移、精密电压基准》数据表
- 德州仪器 (TI), 《使用 ADS1148 和 ADS1248 进行 RTD 比例测量和滤波》 应用报告
- 德州仪器 (TI), 《使用 ADS122U04 减小隔离式数据采集系统的系统成本、大小和功耗》 技术手册

12.2 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	()		-		-	()	(6)	(-)			
ADS112U04IPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS112U	Samples
ADS112U04IPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS112U	Samples
ADS112U04IRTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	112U	Samples
ADS112U04IRTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	112U	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS112U04IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
ADS112U04IRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
ADS112U04IRTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS112U04IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
ADS112U04IRTER	WQFN	RTE	16	3000	367.0	367.0	38.0
ADS112U04IRTET	WQFN	RTE	16	250	213.0	191.0	35.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
ADS112U04IPW	PW	TSSOP	16	90	530	10.2	3600	3.5

RTE 16

3 x 3, 0.5 mm pitch

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






RTE0016D



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RTE0016D

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RTE0016D

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司