

🕳 Order

Now





TPS65185, TPS651851

ZHCS089G - FEBRUARY 2011 - REVISED SEPTEMBER 2017

Support &

Community

# 用于 E Ink® Vizplex™ 电子纸显示的 TPS65185x PMIC

Technical

Documents

# 1 特性

- 用于 E Ink<sup>®</sup> Vizplex™电子纸 (E-Paper) 显示的单芯片电 源管理解决方案
- 通过单个低压输入电源生成正负栅极电压、源级驱动电压以及背板偏置电压
- 支持 9.7 英寸及以上面板尺寸
- 输入电压范围为 3V 至 6V
- 用于正电源轨基的升压转换器
- 用于负电源轨基的反向降压/升压转换器
- 两个可调节的 LDO, 用于提供源级驱动电源
  - TPS65185 LDO1: 15V, 120mA (VPOS)
  - TPS65185 LDO2: -15V, 120mA (VNEG)
  - TPS651851 LDO1: 15V, 200mA,  $V_{IN} ≥ 3.6V$  (VPOS)
  - TPS651851 LDO2: -15V, 200mA,  $V_{IN} ≥ 3.6V$  (VNEG)
- 精确输出电压跟踪
  - VPOS VNEG = ±50mV
- 两个电荷泵,用于提供栅极驱动电源
  - CP1: 22V, 15mA (VDDH)
  - CP2: -20V, 15mA (VEE)
- 可调节的 VCOM 驱动器,用于提供精确的面板背 板偏置电压
  - 0V至-5.11V
  - 精度为 ± 1.5% (±10mV)
  - 9 位控制(标称阶跃为 10mV)
- 所有电压轨上均具有有源放电功能
- 集成 10Ω、3.3V 电源开关,用于禁用 E-lnk 面板的 系统电源轨

# 2 应用

• 有源矩阵 E Ink Vizplex 面板的电源

22

• 电子纸显示 (EPD) 电源

🥭 Tools &

Software

- 电子书阅读器
- 双屏显示手机和平板电脑
- 具有集成型或软件定时控制器的应用处理器 (OMAP™)

# 3 说明

TPS65185x 器件是一款单芯片电源,专为在便携式电 子阅读器 应用中使用的 E lnk Vizplex 显示而设计,并 且此器件支持 9.7 英寸及以上的面板尺寸。两个高效直 流/直流升压转换器生成 ±16V 电压轨。这两个电压轨 通过两个电荷泵分别升压至 22V 和 –20V,进而为 Vizplex 面板提供栅极驱动电源。两个跟踪 LDO 生成 ±15V 源级驱动电源,最高支持 120/200mA (TPS65185/TPS651851) 的输出电流。所有电压轨均 可通过 I<sup>2</sup>C 接口进行调节,以适应特定的面板要求。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸(标称值)
TPS65185	RGZ (48)	7.00mm × 7.00mm
19303103	RSL (48)	6.00mm × 6.00mm
TPS651851	RSL (48)	6.00mm × 6.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。

#### 니는 From Input Supply (3 V to 6 V) Positive Charge Pump VDDH\_DRV чH From Input VDDH FE Supply (3 V to 6 V) чŀ DCDC LDO1 ΗH VCON DCDC2 니는 LDO2 HH -/w// тs Femperature Sensor VEE\_D чŀ -~~~ Negativ LVEE\_DRV Charge Pump VEE\_FB I/O Control VCOM VIN3F Load Switch V3P3 Copyright © 2017, Texas Instruments Incorporate

#### 典型应用原理图



#### TPS65185, TPS651851 ZHCS089G - FEBRUARY 2011-REVISED SEPTEMBER 2017

# 目录

9

1	特性	
2	应用	
3	说明	
4	修订	历史记录 2
5	说明	(续)4
6	Pin	Configuration and Functions 4
7	Spe	cifications7
	7.1	Absolute Maximum Ratings 7
	7.2	ESD Ratings7
	7.3	Recommended Operating Conditions 7
	7.4	Thermal Information 8
	7.5	Electrical Characteristics
	7.6	Timing Requirements: Data Transmission 12
	7.7	Typical Characteristics 14
8	Deta	ailed Description 17
	8.1	Overview 17
	8.2	Functional Block Diagram 18
	8.3	Feature Description 19
	8.4	Device Functional Modes 27

# 4 修订历史记录

2

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision F (June 2017) to Revision G

•	已添加 在典型应用原理图 中添加了负载开关并更新了负极和正极电荷泵	1
•	Added capacitor connection to the pin description for INT_LDO, VB, VCOM, VCOM_PWR, VDDH_D, VEE_D, VIN, VIN_P, VN, VNEG, VNEG_IN, VPOS, VPOS_IN, VREF in the <i>Pin Functions</i> table	5
•	Changed the Power-Up and Power-Down Timing Diagram	13
•	Changed the Functional Block Diagram	18
•	Changed the schematic in the Typical Application section	49

#### Changes from Revision E (February 2017) to Revision F

Updated pin out drawing to match Pin Functions table
--

#### Changes from Revision D (December 2016) to Revision E

•	Changed changed the maximum input voltage for TPS651851 from 5.9 V to 6 V	7
•	Changed the V <sub>IN</sub> range to the V <sub>OUTTOL</sub> and V <sub>DIFF</sub> parameters in the <i>Electrical Characteristics</i> table	. 9
•	已更改 静电放电注意事项声明	53

#### Changes from Revision C (August 2015) to Revision D

•	已添加 将 TPS651851 器件添加到数据表	. 1
•	已添加 添加了 TPS651851 的输入电压范围	. 1
•	已添加 添加了 TPS651851 LDO1 和 LDO2 电流限值 200mA	. 1
•	Updated the switch current limit to 2.5 A on DCDC1 for TPS651851	. 8
•	Updated the LDO1 ILOAD current limit for TPS651851	. 9
•	Updated the LDO1 ILIMIT current limit for TPS651851	. 9

	9.2	Typical Application	49
10	Powe	er Supply Recommendations	51
11	Layo	ut	52
	11.1	Layout Guidelines	52
	11.2	Layout Example	52
12	器件和	印文档支持	53
	12.1	器件支持	53
	12.2	文档支持	53
	12.3	接收文档更新通知	53
	12.4	社区资源	53
	12.5	商标	53
	12.6	静电放电警告	53
	12.7	Glossary	53
13	机械、	封装和可订购信息	53

8.5 Programming...... 29 8.6 Register Maps..... 31 Application and Implementation ...... 49

9.1 Application Information...... 49



www.ti.com.cn

# 8

Page

Page

Page

#### Page



•	Updated the LDO2 ILOAD current range for different VIN conditions	. 9
•	Updated the LDO2 ILIMIT output current limit to different VIN conditions	. 9
•	Updated the output voltage range (VDDH_OUT) conditions on charge pump 1	10
•	Added the ILOAD current range option for TPS651851 on CP1	10
•	Added the ILOAD current range option for TPS651851 on CP2	10
•	已添加接收文档更新通知添加到器件和文档支持部分	53

# Changes from Revision B (October 2011) to Revision C

Page

•	已添加 ESD 额定值 新	表、特性 说明 部分、	器件功能模式、	应用和实施部分、	电源建议 部分、	布局 部分、	器件和文档	
	支持 部分以及机械、	封装和可订购信息音	邓分					1

#### TPS65185, TPS651851 ZHCS089G-FEBRUARY 2011-REVISED SEPTEMBER 2017




# 5 说明 (续)

该器件通过线性放大器提供精确的背板偏置电压,并通过串行接口对电压值进行 9 位控制,电压值调节范围为 0V 至 -5.11V;而且具备根据不同面板条件灌/拉电流的能力。TPS65185x 支持自动面板跳变电压测量,因此无需在生产线上手动校准 VCOM。测量结果会储存在非易失性存储器中,成为新的 VCOM 加电默认值。

TPS65185 采用两种封装,一种是间距 0.5mm 的 48 引脚 7mm × 7mm<sup>2</sup> VQFN (RGZ) 封装,另一种是间距 0.4mm 的 48 引脚 6mm × 6mm<sup>2</sup> VQFN (RSL) 封装。TPS651851 采用间距 0.4mm 的 48 引脚 6mm × 6mm<sup>2</sup> VQFN (RSL) 封装。

# 6 Pin Configuration and Functions





#### TPS65185, TPS651851

ZHCS089G -FEBRUARY 2011-REVISED SEPTEMBER 2017

### **Pin Functions**

PI	N		DECODIDITION	
NAME NO.		I/O	DESCRIPTION	
AGND1	8	_	Analog ground for general analog circuitry.	
AGND2	48	—	Reference point to external thermistor and linearization resistor.	
DGND	6	_	Digital ground. Connect to ground plane.	
INT	2	0	Open drain interrupt pin (active low).	
INT_LDO	7	0	Filter pin for 2.7-V internal supply. Connect a 4.7-µF capacitor from this pin to ground.	
N/C	11, 13, 20, 38, 39	_	Not internally connected.	
PBKG	22	_	Die substrate. Connect to the VN pin (-16 V) with a short, wide trace. A wide copper trace improves heat dissipation.	
PGND1	41		Power ground for DCDC1.	
PGND2	32		Power ground for CP1 (VDDH) and CP2 (VEE) charge pumps.	
PWR_GOOD	23	0	Open-drain power good output pin. Pin is pulled low when one or more rails are disabled or not in regulation. DCDC1, DCDC2, and VCOM have no effect on this pin. <sup>(1)</sup>	
PWRUP	21	I	Power-up pin. Pull this pin high to power up all output rails. <sup>(1)</sup>	
SCL	17	I	Serial interface (I <sup>2</sup> C) clock input.	
SDA	18	I/O	Serial interface (I <sup>2</sup> C) data input/output.	
TS	47	I	Thermistor input pin. Connect a 10-k $\Omega$ NTC thermistor and a 43-k $\Omega$ linearization resistor between this pin and AGND.	
V3P3	46	0	Output pin of 3.3-V power switch.	
VB	42	I	Feedback pin for boost converter (DCDC1) and supply for VPOS LDO and VDDH charge pump. Connect a 4.7-µF capacitor from this pin to ground.	
VB_SW	40	0	Boost converter switch out (DCDC1).	
VCOM	15	0	Filter pin for panel common-voltage driver. Connect a 4.7-µF capacitor from this pin to ground.	
VCOM_CTRL	12	I	VCOM enable. Pull this pin high to enable the VCOM amplifier. When pin is pulled low and VN is enabled, VCOM discharge is enabled. <sup>(2)</sup>	
VCOM_DIS	14	I	Discharge pin for VCOM. Connect to ground to discharge VCOM to ground whenever VCOM is disabled. Leave floating if discharge function is not desired.	
VCOM_PWR	16	I	Internal supply input pin to VCOM buffer. Connect to the output of DCDC2, and connect a 4.7-µF capacitor from this pin to ground.	
VDDH_D	34	0	Base voltage output pin for positive charge pump (CP1). Connect a 100-nF capacitor from this pin to ground.	
VDDH_DIS	35	I	Discharge pin for VDDH. Connect to VDDH to discharge VDDH to ground whenever the rail is disabled. Leave floating if discharge function is not desired.	
VDDH_DRV	36	0	Driver output pin for positive charge pump (CP1).	
VDDH_FB	33	I	Feedback pin for positive charge pump (CP1).	
VDDH_IN	37	I	Input supply pin for positive charge pump (CP1).	
VEE_D	30	0	Base voltage output pin for negative charge pump (CP2). Connect a 100-nF capacitor from this pin to ground.	
VEE_DIS	29	I	Discharge pin for VEE. Connect a resistor from VEE _DIS to VEE to discharge VEE to ground whenever the rail is disabled. Leave floating if discharge function is not desired.	
VEE_DRV	28	0	Driver output pin for negative charge pump (CP2).	
VEE_FB	31	I	Feedback pin for negative charge pump (CP2).	
VEE_IN	27	I	Input supply pin for negative charge pump (CP2) (VEE).	
VIN	10	I	Input power supply to general circuitry. Connect a 10-µF capacitor from this pin to ground.	
VIN3P3	45	I	Input pin to 3.3-V power switch.	
VIN_P	24	I	Input power supply to inverting buck-boost converter (DCDC2). Connect a 10-µF capacitor from this pin to ground.	
VN	26	I	Feedback pin for inverting buck-boost converter (DCDC2) and supply for VNEG LDO and VEE charge pump. Connect a 4.7- $\mu$ F capacitor from this pin to ground.	

There will be 0-ns of deglitch for PWRx.
 There will be 62.52-µs of deglitch for VCOM\_CTRL.

#### TPS65185, TPS651851 ZHCS089G – FEBRUARY 2011– REVISED SEPTEMBER 2017

www.ti.com.cn

Texas Instruments

# Pin Functions (continued)

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
VNEG	3	0	Negative supply output pin for panel source drivers. Connect a 4.7- $\mu$ F capacitor from this pin to ground.	
VNEG_DIS	9	0	Discharge pin for VNEG. Connect to VNEG to discharge VNEG to ground whenever the rail is disabled. Leave floating if discharge function is not desired.	
VNEG_IN	4	I	Input pin for LDO2 (VNEG). Connect a 4.7-µF capacitor from this pin to ground.	
VN_SW	25	0	Inverting buck-boost converter switch out (DCDC2).	
VPOS	44	0	Positive supply output pin for panel source drivers. Connect a 4.7-µF capacitor from this pin to ground	
VPOS_DIS	19	l	Discharge pin for VPOS. Connect a resistor from VPOS_DIS to VPOS to discharge VPOS to ground whenever the rail is disabled. Leave floating if discharge function is not desired.	
VPOS_IN	43	I	Input pin for LDO1 (VPOS). Connect a 4.7-µF capacitor from this pin to ground.	
VREF	1	0	Filter pin for 2.25-V internal reference to ADC. Connect a 4.7-µF capacitor from this pin to ground.	
WAKEUP	5	I	Wake up pin (active high). Pull this pin high to wake up from sleep mode. The device accepts I <sup>2</sup> C commands after WAKEUP pin is pulled high but power rails remain disabled until PWRUP pin is pulled high. <sup>(3)</sup>	
Thermal Pad —		_	The thermal pad is internally connected to the PBKG pin. Connect the thermal pad to the VN pin with a short, wide trace. A wide copper trace improves heat dissipation. Do not connect the thermal pad to ground.	

(3) There will be 93.75-µs of deglitch for WAKEUP.



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
	Input voltage at VIN <sup>(2)</sup> , VIN_P, VIN3P3	-0.3	7	V
	Ground pins to system ground	-0.3	0.3	V
	Voltage at SDA, SCL, WAKEUP, PWRUP, VCOM_CTRL, VDDH_FB, VEE_FB, PWR_GOOD, nINT	-0.3	3.6	V
	Voltage on VB, VB_SW, VPOS_IN, VPOS_DIS, VDDH_IN	-0.3	20	V
	VDDH_DIS	-0.3	30	V
	Voltage on VN, VEE_IN, VCOM_PWR, VNEG_DIS, VNEG_IN	-20	0.3	V
	Voltage from VIN_P to VN_SW	-0.3	30	V
	Voltage on VCOM_DIS	-5	0.3	V
	VEE_DIS	-30	0.3	V
	Peak output current	Interna	lly limited	mA
	Continuous total power dissipation		2	W
TJ	Operating junction temperature	-10	125	°C
T <sub>A</sub>	Operating ambient temperature <sup>(3)</sup>	-10	85	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
 All unitary values are with respect to account the account to acco

(2) All voltage values are with respect to network ground terminal.

(3) It is recommended that copper plane in proper size on board be in contact with die thermal pad to dissipate heat efficiently. Thermal pad is electrically connected to PBKG, which is supposed to be tied to the output of buck-boost converter. Thus wide copper trace in the buck-boost output will help heat dissipated efficiently.

### 7.2 ESD Ratings

			VALUE	UNIT
V	V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
	Input voltage at VIN, VIN_P, VIN3P3	3	3.7	6	V
	Voltage at SDA, SCL, WAKEUP, PWRUP, VCOM_CTRL, VDDH_FB, VEE_FB, PWR_GOOD, nINT	0		3.6	V
T <sub>A</sub>	Operating ambient temperature	-10		85	°C
TJ	Operating junction temperature	-10		125	°C

#### TPS65185, TPS651851

ZHCS089G - FEBRUARY 2011 - REVISED SEPTEMBER 2017

#### www.ti.com.cn

# 7.4 Thermal Information

			5185	TPS651851		
	THERMAL METRIC <sup>(1)</sup>	RGZ (VQFN)	RSL (VQFN)	RSL (VQFN)	UNIT	
		48 PINS	48 PINS	48 PINS		
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	30	30	30	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	15.6	16.2	16.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	6.6	5.1	5.1	°C/W	
ΨJT	Junction-to-top characterization parameter	0.2	0.2	0.2	°C/W	
Ψјв	Junction-to-board characterization parameter	6.6	5.1	5.1	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.9	0.9	0.9	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 7.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VO	DLTAGE					
V <sub>IN</sub>	Input voltage range		3	3.7	6	V
V <sub>UVLO</sub>	Undervoltage lockout threshold	V <sub>IN</sub> falling		2.9		V
V <sub>HYS</sub>	Undervoltage lockout hysteresis	V <sub>IN</sub> rising		400		mV
INPUT CU	JRRENT					
l <sub>Q</sub>	Operating quiescent current into $V_{IN}$	Device switching, no load		5.5		mA
I <sub>STD</sub>	Operating quiescent current into $V_{IN}$	Device in standby mode		130		μA
I <sub>SLEEP</sub>	Shutdown current	Device in sleep mode		3.5	10	μA
INTERNA	L SUPPLIES					
VI <sub>NT_LDO</sub>	Internal supply			2.7		V
C <sub>INT_LDO</sub>	Nominal output capacitor	Capacitor tolerance ±10%	1	4.7		μF
V <sub>REF</sub>	Internal supply			2.25		V
C <sub>REF</sub>	Nominal output capacitor	Capacitor tolerance ±10%	3.3	4.7		μF
DCDC1 (P	POSITIVE BOOST REGULATOR)					
V <sub>IN</sub>	Input voltage range		3	3.7	6	V
	Power good threshold	Fraction of nominal output voltage		90%		
PG	Power good time-out	Not tested in production		50		ms
V	Output voltage range			16		V
V <sub>OUT</sub>	DC set tolerance		-4.5%		4.5%	
I <sub>OUT</sub>	Output current				250	mA
R <sub>DS(ON)</sub>	MOSFET on resistance	V <sub>IN</sub> = 3.7 V		350		mΩ
	Switch current limit (TPS65185)			1.5		А
I <sub>LIMIT</sub>	Switch current limit (TPS651851)			2.5		A
	Switch current accuracy		-30%		30%	
f <sub>SW</sub>	Switching frequency			1		MHz
L <sub>DCDC1</sub>	Inductor			2.2		μH
C <sub>DCDC1</sub>	Nominal output capacitor	Capacitor tolerance ±10%	1	2 × 4.7		μF
ESR	Output capacitor ESR			20		mΩ
DCDC2 (II	NVERTING BUCK-BOOST REGULATO	R)				
V <sub>IN</sub>	Input voltage range		3	3.7	6	V
PG	Power good threshold	Fraction of nominal output voltage		90%		
FU	Power good time-out	Not tested in production		50		ms
M	Output voltage range			-16		V
V <sub>OUT</sub>	DC set tolerance		-4.5%		4.5%	
I <sub>OUT</sub>	Output current				250	mA



# **Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>DS(ON)</sub>	MOSFET on resistance	V <sub>IN</sub> = 3.7 V		350		mΩ
	Switch current limit			1.5		А
ILIMIT	Switch current accuracy		-30%		30%	
L <sub>DCDC1</sub>	Inductor			4.7		μH
C <sub>DCDC1</sub>	Nominal output capacitor	Capacitor tolerance ±10%	1	3 × 4.7		μF
ESR	Capacitor ESR			20		mΩ
LDO1 (VPC	DS)					
V <sub>POS_IN</sub>	Input voltage range		15.2	16	16.8	V
DO.	Power good threshold	Fraction of nominal output voltage		90%		
PG	Power good time-out	Not tested in production		50		ms
V <sub>SET</sub>	Output voltage set value	V <sub>IN</sub> = 16 V, VSET[2:0] = 0x3h to 0x6h	14.25		15	V
VINTERVAL	Output voltage set resolution	V <sub>IN</sub> = 16 V		250		mV
V <sub>OUTTOL</sub>	Output tolerance	$V_{\text{SET}}$ = 15 V, $I_{\text{LOAD}}$ = 20 mA, 3 V $\leq$ $V_{\text{IN}}$ $<$ 5.9 V	-1%		1%	
V <sub>DROPOUT</sub>	Dropout voltage	I <sub>LOAD</sub> = 120 mA			250	mV
V <sub>LOADREG</sub>	Load regulation – DC	I <sub>LOAD</sub> = 10% to 90%			1%	
	Load current range (TPS65185)	$V_{IN} \ge 3 V$			120	
I <sub>LOAD</sub>	Load current range (TPS651851)	$3 V \le V_{IN} < 3.6 V$			150	mA
		V <sub>IN</sub> ≥ 3.6 V			200	
	Output current limit (TPS65185)	V <sub>IN</sub> ≥ 3 V	120			
I <sub>LIMIT</sub>		$3 \text{ V} \leq \text{V}_{\text{IN}} < 3.6 \text{ V}$	150			mA
	Output current limit (TPS651851)	$V_{\rm IN} \ge 3.6 \text{ V}$	200			
_	Discharge impedance to ground	Enabled when rail is disabled	800	1000	1200	Ω
R <sub>DIS</sub>	Mismatch to any other RDIS		-2%		2%	
C <sub>LDO1</sub>	Nominal output capacitor	Capacitor tolerance ±10%	1	4.7		μF
LDO2 (VNE	EG)					
V <sub>NEG_IN</sub>	Input voltage range		15.2	16	16.8	V
	Power good threshold	Fraction of nominal output voltage		90%		
PG	Power good time-out	Not tested in production		50		ms
V <sub>SET</sub>	Output voltage set value	$V_{IN} = -16 V$ VSET[2:0] = 0x3h to 0x6h	-15		-14.25	V
VINTERVAL	Output voltage set resolution	V <sub>IN</sub> = -16 V		250		mV
V <sub>OUTTOL</sub>	Output tolerance	$V_{SET} = -15 \text{ V}, \text{ I}_{LOAD} = -20 \text{ mA}$	-1%		1%	
V <sub>DROPOUT</sub>	Dropout voltage	$I_{LOAD} = 120 \text{ mA}$			250	mV
V <sub>LOADREG</sub>	Load regulation – DC	I <sub>LOAD</sub> = 10% to 90%			1%	
ILOAD	Load current range	3 V ≤ V <sub>IN</sub> < 3.6 V (TPS65185 and TPS651851)			120	mA
LOAD		V <sub>IN</sub> ≥ 3.6 V (TPS65185 and TPS651851)			200	
		3 V ≤ V <sub>IN</sub> < 3.6 V (TPS65185)	180			
I <sub>LIMIT</sub>	Output current limit	3 V ≤ V <sub>IN</sub> < 3.6 V (TPS651851)	158			mA
		V <sub>IN</sub> ≥ 3.6 V (TPS65185 and TPS651851)	200			
_	Discharge impedance to ground	Enabled when rail is disabled	800	1000	1200	Ω
R <sub>DIS</sub>	Mismatch to any other RDIS		-2%		2%	
T <sub>SS</sub>	Soft-start time	Not tested in production		1		ms
C <sub>LDO2</sub>	Nominal output capacitor	Capacitor tolerance ±10%	1	4.7		μF

## TPS65185, TPS651851

ZHCS089G – FEBRUARY 2011 – REVISED SEPTEMBER 2017

INSTRUMENTS

Texas

# Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LD01 (POS	6) AND LDO2 (VNEG) TRACKING	·				
V <sub>DIFF</sub>	Difference between VPOS and VNEG	$ \begin{array}{l} V_{SET} = \pm 15 \text{ V}, \\ I_{LOAD} = \pm 20 \text{ mA}, 0^{\circ}\text{C to } 60^{\circ}\text{C ambient}, 3 \\ V \leq V_{IN} < 5.9 \text{ V} \end{array} $	-50		50	mV
VCOM DR	IVER					
I <sub>VCOM</sub>	Drive current			15		mA
	Allowed operating range	Outside this range VCOM is shut down and VCOMF interrupt is set	-5.5		1	V
	A	VCOM[8:0] = 0x07Dh (-1.25 V), V <sub>IN</sub> = 3.4 V to 4.2 V, no load	-0.8%		0.8%	
V <sub>COM</sub>	Accuracy	VCOM[8:0] = 0x07Dh (-1.25 V), V <sub>IN</sub> = 3 V to 6 V, no load	-1.5%		1.5%	
	Output voltage range		-5.11		0	V
	Resolution	1LSB		10		mV
	Max number of EEPROM writes	V <sub>COM</sub> calibration			100	
R <sub>IN</sub>	Input impedance, HiZ state	HiZ = 1	150			MΩ
	Discharge impedance to ground	VCOM_CTRL = low, Hi-Z = 0	800	1000	1200	Ω
R <sub>DIS</sub>	Mismatch to any other R <sub>DIS</sub>		-2%		2%	
C <sub>VCOM</sub>	Nominal output capacitor	Capacitor tolerance ±10%	3.3	4.7		μF
	H) CHARGE PUMP					
V <sub>DDH_IN</sub>	Input voltage range		15.2	16	16.8	V
	Power good threshold	Fraction of nominal output voltage		90%		
PG	Power good time-out	Not tested in production		50		ms
	Feedback voltage			0.998		V
$V_{FB}$	Accuracy	$I_{LOAD} = 2 \text{ mA}$	-2%	0.000	2%	V
	Accuracy	$V_{SET} = 22 \text{ V}, \text{ I}_{LOAD} = 2 \text{ mA}, \text{ R6} = 1M\Omega, \text{ R10} = 47.5 \text{ k}\Omega$	21	22	23	
V <sub>DDH_OUT</sub>	Output voltage range	$V_{SET} = 25 V$ , I <sub>LOAD</sub> = 2 mA, R6 = 1MΩ, R10 = 41.6 kΩ	24	25	26	V
		$V_{SET}$ = 28 V, I <sub>LOAD</sub> = 2 mA, R6 = 1M $\Omega$ , R10 = 37 k $\Omega$	27	28	29	
	Load current range (TPS65185)				10	
LOAD	Load current range (TPS651851)				15	mA
f <sub>SW</sub>	Switching frequency			560		kHz
_	Discharge impedance to ground	Enabled when rail is disabled	800	1000	1200	Ω
R <sub>DIS</sub>	Mismatch to any other R <sub>DIS</sub>		-2%		2%	
C <sub>D</sub>	Driver capacitor			10		nF
Co	Output capacitor		1	2.2		μF
-	NEGATIVE CHARGE PUMP	1				P
V <sub>EE_IN</sub>	Input voltage range		15.2	16	16.8	V
	Power good threshold	Fraction of nominal output voltage	10.2	90%	10.0	v
PG	Power good time-out	Not tested in production		50 %		ms
	Feedback voltage			-0.994		V
$V_{FB}$	Accuracy	I <sub>LOAD</sub> = 2 mA	-2%	0.004	2%	v
V com	Output voltage range	$V_{SET} = -20 \text{ V}, \text{ I}_{LOAD} = 3 \text{ mA}$	-278	-20	-19	V
V <sub>EE_OUT</sub>		$v_{SEI} = -20 v$ , $i_{LOAD} = 3 IIIA$	-21	-20	-19	v
I <sub>LOAD</sub>	Load current range (TPS65185)					mA
	Load current range (TPS651851)			500	15	1.1.1-
f <sub>SW</sub>	Switching frequency	Frankland and a start frankland a		560	1000	kHz
R <sub>DIS</sub>	Discharge impedance to ground	Enabled when rail is disabled	800	1000	1200	Ω
2.0	Mismatch to any other R <sub>DIS</sub>		-2%		2%	





# **Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN 1	YP MAX	UNIT
C <sub>D</sub>	Driver capacitor			10	nF
Co	Nominal output capacitor	Capacitor tolerance ±10%	1	2.2	μF
THERMIST	OR MONITOR <sup>(1)</sup>	•	+		
A <sub>TMS</sub>	Temperature to voltage ratio	Not tested in production	-0.0	161	V/°C
Offset <sub>TMS</sub>	Offset	Temperature = 0°C	1.	575	V
V <sub>TMS_HOT</sub>	Temp hot trip voltage (T = 50°C)	TEMP_HOT_SET = 0x8C	0.	768	V
V <sub>TMS_COOL</sub>	Temp hot escape voltage (T = $45^{\circ}$ C)	TEMP_COOL_SET = 0x82	0.	845	V
V <sub>TMS_MAX</sub>	Maximum input level		2	25	V
R <sub>NTC_PU</sub>	Internal pullup resistor		7.	307	kΩ
R <sub>LINEAR</sub>	External linearization resistor			43	kΩ
ADC <sub>RES</sub>	ADC resolution	Not tested in production, 1 bit	1	6.1	mV
ADC <sub>DEL</sub>	ADC conversion time	Not tested in production		19	μs
TMST <sub>TOL</sub>	Accuracy	Not tested in production	-1	1	LSB
LOGIC LEV	/ELS AND TIMING CHARTERISTICS (	SCL, SDA, PWR_GOOD, PWRx, WAKE	UP)		
V <sub>OL</sub>	Output low threshold level	I <sub>O</sub> = 3 mA, sink current (SDA, nINT, PWR_GOOD)		0.4	V
V <sub>IL</sub>	Input low threshold level			0.4	V
V <sub>IH</sub>	Input high threshold level		1.2		V
I <sub>(bias)</sub>	Input bias current	V <sub>IO</sub> = 1.8 V		1	μA
	Deglitch time, WAKEUP pin	Not tested in production		500	
t <sub>deglitch</sub>	Deglitch time, PWRUP pin	Not tested in production		400	μs
t <sub>discharge</sub>	Discharge delay	Not tested in production	10	0 <sup>(2)</sup>	ms
f <sub>SCL</sub>	SCL clock frequency			400	kHz
	I <sup>2</sup> C slave address	7-bit address	0 × 68h	(3)	
OSCILLAT	OR				
f <sub>OSC</sub>	Oscillator frequency			9	MHz
	Frequency accuracy	$T_A = -40^{\circ}C$ to $85^{\circ}C$	-10%	10%	
THERMAL	SHUTDOWN	·	· · ·		
T <sub>SHTDWN</sub>	Thermal trip point			150	°C
	Thermal hysteresis			20	°C

(1) 10-kΩ Murata NCP18XH103F03RB thermistor (1%) in parallel with a linearization resistor (43 kΩ, 1%) are used at TS pin for panel temperature measurement. Contact factory for 50-ms, 200-ms or 400-ms option. Contact TI for alternate address of 0 × 48h.

(2) (3)

## TPS65185, TPS651851

ZHCS089G-FEBRUARY 2011-REVISED SEPTEMBER 2017



www.ti.com.cn

# 7.6 Timing Requirements: Data Transmission

 $V_{BAT}$  = 3.6 V ±5%,  $T_A$  = 25°C,  $C_L$  = 100 pF (unless otherwise noted)

			MIN	NOM	MAX	UNIT
f <sub>(SCL)</sub>	Serial clock frequency		100		400	kHz
	Hold time (repeated) START condition. After this	SCL = 100 kHz	4			μs
t <sub>HD;STA</sub>	period, the first clock pulse is generated.	SCL = 400 kHz	600			ns
	OW LOW period of the SCL clock	SCL = 100 kHz	4.7			
t <sub>LOW</sub>		SCL = 400 kHz	1.3			μs
		SCL = 100 kHz	4			μs
t <sub>HIGH</sub>	HIGH period of the SCL clock	SCL = 400 kHz	600			ns
t <sub>SU;STA</sub> Set-up time for a repeated START condition	SCL = 100 kHz	4.7			μs	
	SCL = 400 kHz	600			ns	
tuninat Data hold time	SCL = 100 kHz	0		3.45	μs	
t <sub>HD;DAT</sub>	HD;DAT Data hold time	SCL = 400 kHz	0		900	ns
	<sub>SU;DAT</sub> Data set-up time	SCL = 100 kHz	250			
<sup>I</sup> SU;DAT		SCL = 400 kHz	100			ns
	Disa time of both CDA and CCL signals	SCL = 100 kHz			1000	
t <sub>r</sub>	Rise time of both SDA and SCL signals	SCL = 400 kHz			300	ns
	Fall time of both SDA and SCL signals	SCL = 100 kHz			300	
t <sub>f</sub>	Fall time of both SDA and SCL signals	SCL = 400 kHz			300	ns
		SCL = 100 kHz	4			μs
t <sub>SU;STO</sub>	Set-up time for STOP condition	SCL = 400 kHz	600			ns
	Due Free Time Detucer Stee and Start Condition	SCL = 100 kHz	4.7			
t <sub>BUF</sub>	Bus Free Time Between Stop and Start Condition	SCL = 400 kHz	1.3			μs
	Pulse width of spikes that must be suppressed by	SCL = 100 kHz	n/a		n/a	20
t <sub>SP</sub>	the input filter	SCL = 400 kHz	0		50	ns
<u> </u>	Consolitive load for each bus line	SCL = 100 kHz			400	ьE
C <sub>b</sub>	Capacitive load for each bus line	SCL = 400 kHz			400	pF





Figure 1. I<sup>2</sup>C Data Transmission Timing





- (1) Minimum delay time between WAKEUP rising edge and IC ready to accept I<sup>2</sup>C transaction.
- (2) The device does not enter the SLEEP state until the final discharge delay time has elapsed.
- Note: In this example, the first power-up sequence is started by pulling the PWRUP pin high (rising edge). Power-down is initiated by pulling the WAKEUP pin low (device enters sleep mode after rails are discharged). The second power-up sequence is initiated by pulling the WAKEUP pin high while the PWRUP pin is also high (power up from sleep to active).






# TPS65185, TPS651851

ZHCS089G - FEBRUARY 2011 - REVISED SEPTEMBER 2017


www.ti.com.cn

# 7.7 Typical Characteristics






## **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**





# 8 Detailed Description

#### 8.1 Overview

The TPS65185x device provides two adjustable LDOs, inverting buck-boost converter, boost converter, thermistor monitoring, and flexible power-up and power-down sequencing. The system can be supplied by a regulated input voltage ranging from 3 V to 6 V. The device is characterized across a  $-10^{\circ}$ C to 85°C temperature range, best suited for personal electronic applications.

The I<sup>2</sup>C interface provides comprehensive features for using the TPS65185x. All rails can be enabled or disabled. Power-up and power-down sequences can also be programmed through the I<sup>2</sup>C interface, as well as thermistor configuration and interrupt configuration. Voltage adjustment can also be controlled by the I<sup>2</sup>C interface.

The adjustable LDOs can supply up to 120 mA (TPS65185) and 200 mA (TPS651851) of current. The default output voltages for each LDO can be adjusted through the I<sup>2</sup>C interface. LDO1 (VPOS) and LDO2 (VNEG) track each other in a way that they are of opposite sign but same magnitude. The sum of VLDO1 and VLOD2 is specified to be less than 50 mV.

There are two charge pumps: where VDDH and VEE are 10 mA and 12 mA (TPS65185) and VDDH and VEE are 15 mA and 15 mA (TPS651851) respectively. These charge pumps boost the DC-DC boost converters ±16-V rails to provide a gate channel supply.

The power good functionality is open-drain output, if any of the four power rails (CP1, CP2, LDO1, LDO2) are not in regulation, encounters a fault, or is disabled the pin is pulled low. PWR\_GOOD remains low if one of the rails is not enabled by the host and only after all rails are in regulation PWR\_GOOD is released to HiZ state (pulled up by external resistor).

The TPS65185x provides circuitry to bias and measure an external NTC to monitor the display panel temperature in a range from  $-10^{\circ}$ C to  $85^{\circ}$ C with and accuracy of  $\pm 1^{\circ}$ C from  $0^{\circ}$ C to  $50^{\circ}$ C. Temperature measurement are triggered by the controlling host and the last temperature reading is always stored in the TMST\_VALUE register. Interrupts are issued when the temperature exceeds the programmable HOT, or drops below the programmable COLD threshold, or when the temperature has changed by more than a user-defined threshold from the baseline value.

This device has the following two package options:


- TPS65185: 48-Pin, 0.5-mm Pitch, 7 mm × 7 mm × 0.9 mm (QFN) RGZ
- TPS65185 and TPS651851: 48-Pin, 0.4 mm Pitch, 6 mm × 6 mm × 0.9 mm (QFN) RSL

TEXAS INSTRUMENTS

#### TPS65185, TPS651851 ZHCS089G-FEBRUARY 2011-REVISED SEPTEMBER 2017

www.ti.com.cn

# 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated



#### 8.3 Feature Description

#### 8.3.1 Wake-Up and Power-Up Sequencing

The power-up and power-down order and timing is defined by user register settings. The default settings support the E Ink Vizplex panel and typically do not need to be changed.

In SLEEP mode the TPS65185x is completely turned off, the I<sup>2</sup>C registers are reset, and the device does not accept any I<sup>2</sup>C transaction. Pull the WAKEUP pin high with the PWRUP pin low and the device enters STANDBY mode which enables the I<sup>2</sup>C interface. Write to the UPSEQ0 register to define the order in which the output rails are enabled at power-up and to the UPSEQ1 registers to define the power-up delays between rails. Finally, set the ACTIVE bit in the ENABLE register to 1 to execute the power-up sequence and bring up all power rails. Alternatively pull the PWRUP pin high (rising edge).

After the ACTIVE bit has been set, the negative boost converter (VN) is powered up first, followed by the positive boost (VB). The positive boost enable is gated by the internal power-good signal of the negative boost. Once VB is in regulation, it issues an internal power-good signal and after delay time UDLY1 has expired, STROBE1 is issued. The rail assigned to STROBE1 will power up next and after its power-good signal has been asserted and delay time UDLY2 has expired, STROBE2 is issued. The sequence continues until STROBE4 has occurred and the last rail has been enabled.

To power down the device, set the STANDBY bit of the ENABLE register to 1 or pull the PWRUP pin low (falling edge) and the TPS65185x will power down in the order defined by DWNSEQx registers. The delay times DDLY2, DDLY3, and DDLY4 are weighted by a factor of DFCTR which allows the user to space out the power down of the rails to avoid crossing during discharge. DFCTR is located in register DWNSEQ1. The positive boost (VB) is shut down together with the last rail at STROBE4. However, the negative boost (VN) remains up and running for another 100 ms (discharge delay) to allow complete discharge of all rails. After the discharge delay, VN is powered down and the device enters STANDBY or SLEEP mode, depending on the WAKEUP pin.

If either the ACTIVE bit is set or the PWRUP pin is pulled high while the device is powering down, the powerdown sequence (STROBE1-4) is completed first, followed by a power-up sequence. VB and VN may or may not be powered down and the discharge delay may be cut short depending on the relative timing of STROBE4 to the new power-up event.


During power-up, if the STANDBY bit is set or the PWRUP pin is pulled low, the power-up sequence is aborted and the power-down sequence starts immediately.

#### 8.3.2 Dependencies Between Rails

Charge pumps, LDOs, and VCOM driver are dependent on the positive and inverting buck-boost converters and several dependencies exist that affect the power-up sequencing. These dependencies are listed below.

- Inverting buck-boost (DCDC2) must be in regulation before positive boost (DCDC1) can be enabled. Internally, DCDC1 enable is gated by DCDC2 power good.
- Positive boost (DCDC1) must be in regulation before LDO2 (VNEG) can be enabled. Internally LDO2 enable is gated DCDC1 power-good.
- Positive boost (DCDC1) must be in regulation before VCOM can be enabled. Internally VCOM enable is gated by DCDC1 power good.
- Positive boost (DCDC1) must be in regulation before negative charge pump (CP2) can be enabled. Internally CP2 enable is gated by DCDC1 power good.
- Positive boost (DCDC1) must be in regulation before positive charge pump (CP1) can be enabled. Internally CP1 enable is gated by DCDC1 power good.
- LDO2 must be in regulation before LDO1 can be enabled. Internally LDO1 enable is gated by LDO2 power good.

## Feature Description (continued)



TOP: Power-up sequence is defined by assigning strobes to individual rails. STROBE1 is the first strobe to occur after ACTIVE bit is set and STROBE4 is the last event in the sequence. Strobes are assigned to rails in UPSEQ0 register and delays between STROBES are defined in UPSEQ1 register.

BOTTOM: Power-down sequence is independent of power-up sequence. Strobes and delay times for power down sequence are set in DWNSEQ0 and DWNSEQ1 register.

#### Figure 20. Power-Up and Power-Down Sequence

### 8.3.3 Soft Start

TPS65185x supports soft start for all rails, that is, inrush current is limited during startup of DCDC1, DCDC2, LDO1, LDO2, CP1 and CP2. If DCDC1 or DCDC2 are unable to reach power-good status within 50 ms, the corresponding UV flag is set in the interrupt registers, the interrupt pin is pulled low, and the device enters STANDBY mode. LDO1, LDO2, positive and negative charge pumps also have a 50-ms power-good time-out limit. If either rail is unable to power up within 50 ms after it has been enabled, the corresponding UV flag is set and the interrupt pin is pulled low. However, the device will remain in ACTIVE mode in this case.

#### 8.3.4 Active Discharge

TPS65185x provides low-impedance discharge paths for the display power rails (VEE, VNEG, VPOS, VDDH, and VCOM) which are enabled whenever the corresponding rail is disabled. The discharge paths are connected to the rails on the PCB which allows adding external resistors to customize the discharge time. However, external resistors are not required.



#### Feature Description (continued)

Active discharge remains enabled for 100 ms after the last rail has been disabled (STROBE4 has been executed). During this time the negative boost converter (VN) remains up. After the discharge delay, VN is shut down and the device enters STANDBY or SLEEP mode, depending on the state of the WAKEUP pin.

#### 8.3.5 VPOS/VNEG Supply Tracking

LDO1 (VPOS) and LDO2 (VNEG) track each other in a way that they are of opposite sign but same magnitude. The sum of VLDO1 and VLOD2 is specified to be < 50 mV.

#### 8.3.6 V3P3 Power Switch

The integrated power switch is used to cut the 3.3-V supply to the EPD panel and is controlled through the V3P3\_EN pin of the ENABLE register. In SLEEP mode the switch is automatically turned off and its output is discharged to ground. The default power-up state is OFF. To turn the switch ON, set the V3P3\_ENbit to 1.

#### 8.3.7 VCOM Adjustment

VCOM is the output of a power-amplifier with an output voltage range of 0 V to -5.11 V, adjustable in 10-mV steps. In a typical application VCOM is connected to the VCOM terminal of the EPD panel and the amplifier is controlled through the VCOM\_CTRL pin. With VCOM\_CTRL high, the amplifier drives the VCOM pin to the voltage specified by the VCOM1 and VCOM2 register. When pulled low, the amplifier turns off and VCOM is actively discharged to ground through VCOM\_DIS pin. If active discharge is not desired, simply leave the VCOM\_DIS pin open.

For ease of design, the VCOM\_CTRL pin may also be tied to the battery or IO supply. In this case, VCOM is enabled with STROBE4 during the power-up sequence and disabled on STROBE1 of the power-down sequence. Therefore VCOM is the last rail to be enabled and the first to be disabled.

#### 8.3.7.1 Kick-Back Voltage Measurement

TPS65185x can perform a voltage measurement on the VCOM pin to determine the kick-back voltage of the panel. This allows in-system calibration of VCOM. To perform a kick-back voltage measurement, follow these steps:

- Pull the WAKEUP pin and the PWRUP pin high to enable all output rails.
- Set the HiZ bit in the VCOM2 register. This puts the VCOM pin in a high-impedance state.
- Drive the panel with the Null waveform. Refer to E-Ink specification for detail.
- Set the ACQ bit in the VCOM2 register to 1. This starts the measurement routine.
- When the measurement is complete, the ACQC (Acquisition Complete) bit in the INT1 register is set and the nINT pin is pulled low.
- The measurement result is stored in the VCOM[8:0] bits of the VCOM1 and VCOM2 register.

The measurement result is not automatically programmed into nonvolatile memory. Changing the power-up default is described in the following paragraph.

# Feature Description (continued)

# 8.3.7.2 Storing the VCOM Power-Up Default Value in Memory

The power-up default value of VCOM can be user-set and programmed into nonvolatile memory. To do so, write the default value to the VCOM[8:0] bits of the VCOM1 and VCOM2 register, then set the PROG bit in VCOM2 register to 1. First, all power rails are shut down, then the VCOM[8:0] value is committed to nonvolatile memory such that it becomes the new power-up default. Once programming is complete, the PRGC bit in the INT1 register is set and the nINT pin is pulled low. To verify that the new value has been saved properly, first write the VCOM[8:0] bits to 0x000h, then pull the WAKEUP pin low. After the WAKEUP pin is pulled back high, read the VCOM[8:0] bits to verify that the new default value is correct.




Figure 21. Block Diagram of VCOM Circuit





## Feature Description (continued)




Figure 22. VCOM Calibration Flow



#### Feature Description (continued)

#### 8.3.8 Fault Handling And Recovery

The TPS65185x monitors input/output voltages and die temperature. The device will take action if operating conditions are outside normal limits when the following is encountered:

- Thermal Shutdown (TSD)
- Positive Boost Under Voltage (VB\_UV)
- Inverting Buck-Boost Under Voltage (VN\_UV)
- Input Undervoltage Lockout (UVLO)

it shuts down all power rails and enters STANDBY mode. Shut-down follows the order defined by DWNSEQx registers. The exception is VCOM fault witch leads to immediate shutdown of all rails. Once a fault is detected, the PWR\_GOOD and nINT pins are pulled low and the corresponding interrupt bit is set in the interrupt register. Power rails cannot be re-enabled unless the interrupt bits have been cleared by reading the INT1 and INT2 register. Alternatively, toggling the WAKEUP pin also resets the interrupt bits. As the PWRUP input is edge sensitive, the host must toggle the PWRUP pin to re-enable the rails through GPIO control, i.e. it must bring the PWRUP pin low before asserting it again. Alternatively rails can be re-enabled through the I<sup>2</sup>C interface.

Whenever the TPS65185x encounters undervoltage on VNEG (VNEG\_UV), VPOS (VPOS\_UV), VEE (VEE\_UV) or VDDH (VDDH\_UV), rails are not shut down but the PWR\_GOOD and nINT is pulled low with the corresponding interrupt bit set. The device remains in ACTIVE mode and recovers automatically once the fault has been removed.

#### 8.3.9 Power Good Pin

The power good pin (PWR\_GOOD) is an open-drain output that is pulled high (by an external pullup resistor) when all four power rails (CP1, CP2, LDO1, LDO2) are in regulation and is pulled low if any of the rails encounters a fault or is disabled. PWR\_GOOD remains low if one of the rails is not enabled by the host and only after all rails are in regulation PWR\_GOOD is released to HiZ state (pulled up by external resistor).

#### 8.3.10 Interrupt Pin

The interrupt pin (nINT) is an open drain output that is pulled low whenever one or more of the INT1 or INT2 bits are set. The nINT pin is released (returns to HiZ state) and fault bits are cleared once the register with the set bit has been read by the host. If the fault persists, the nINT pin will be pulled low again after a maximum of 32 µs.

Interrupt events can be masked by resetting the corresponding enable bit in the INT\_EN1 and INT\_EN2 register, that is, the user can determine which events cause the nINT pin to be pulled low. The status of the enable bits affects the nINT pin only and has no effect on any of the protection and monitoring circuits or the INT1/INT2 bits themselves.

Persisting faults such as thermal shutdown can cause the nINT pin to be pulled low for an extended period of time which can keep the host in a loop trying to resolve the interrupt. If this behavior is not desired, set the corresponding mask bit after receiving the interrupt and keep polling the INT1 and INT2 register to see when the fault condition has disappeared. After the fault is resolved, unmask the interrupt bit again.

#### 8.3.11 Panel Temperature Monitoring

The TPS65185x provides circuitry to bias and measure an external Negative Temperature Coefficient Resistor (NTC) to monitor the display panel temperature in a range from  $-10^{\circ}$ C to  $85^{\circ}$ C with and accuracy of  $\pm 1^{\circ}$ C from 0°C to  $50^{\circ}$ C. Temperature measurement must be triggered by the controlling host and the last temperature reading is always stored in the TMST\_VALUE register. Interrupts are issued when the temperature exceeds the programmable HOT, or drops below the programmable COLD threshold, or when the temperature has changed by more than a user-defined threshold from the baseline value. Details are explained in *Hot, Cold, and Temperature-Change Interrupts*.



#### Feature Description (continued)

#### 8.3.11.1 NTC Bias Circuit

Figure 23 below shows the block diagram of the NTC bias and measurement circuit. The NTC is biased from an internally generated 2.25-V reference voltage through an integrated 7.307-k $\Omega$  bias resistor. A 43-k $\Omega$  resistor is connected parallel to the NTC to linearize the temperature response curve. The circuit is designed to work with a nominal 10-k $\Omega$  NTC and achieves accuracy of ±1°C from 0°C to 50°C. The voltage drop across the NTC is digitized by a 10-bit SAR ADC and translated into an 8-bit two's complement by digital per Table 1.

TEMPERATURE	TMST_VALUE[7:0]				
< -10°C	1111 0110				
–10°C	1111 0110				
–9°C	1111 0111				
–2°C	1111 1110				
-1°C	1111 1111				
0°C	0000 0000				
1°C	0000 0001				
2°C	0000 0010				
25°C	0001 1001				
85°C	0101 0101				
> 85°C	0101 0101				






Figure 23. NTC Bias and Measurement Circuit

A temperature measurement is triggered by setting the READ\_THERM bit of the TMST1 register to 1.During the A/D conversion the CONV\_END bit of the TMST1 register reads 0, otherwise it reads 1. At the end of the A/D conversion the EOC bit in the INT2 register is set and the temperature value is available in the TMST\_VALUE register.

ZHCS089G - FEBRUARY 2011 - REVISED SEPTEMBER 2017

# 8.3.11.2 Hot, Cold, and Temperature-Change Interrupts

Each temperature acquisition is compared against the programmable TMST\_HOT and TMST\_COLD thresholds and to the baseline temperature, to determine if the display is within allowed operating temperature range and if the temperature has changed by more than a user-defined threshold since the last update. The first temperature reading after the WAKEUP pin has been pulled high automatically becomes the baseline temperature. Any subsequent reading is compared against the baseline temperature. If the difference is equal or greater than the threshold value, an interrupt is issued (DTX bit in register INT1 is set to 1) and the latest value becomes the new baseline. If the difference is less than the threshold value, no action is taken. The threshold value is defined by DT[1:0] bits in the TMST1 register and has a default value of  $\pm 2^{\circ}$ C. In summary:

- When the temperature is equal or less than the TMST\_COLD[3:0] threshold, the TMST\_COLD interrupt bit of the INT1 register is set, and the nINT pin is pulled low.
- When the temperature is greater than TMST\_COLD but lower then TMST\_HOT, no action is taken.
- When the temperature is equal or greater than the TMST\_HOT[3:0] threshold, the TMST\_HOT interrupt bit of the INT1 register is set, and the nINT pin is pulled low.
- If the last temperature is different from the baseline temperature by ±2°C (default) or more, the DTX interrupt bit of the INT1 register is set. The latest temperature becomes the new baseline temperature. By default the DTX interrupt is disabled, that is, the nINT pin is not pulled low unless the DTX\_EN bit was previously set high.
- If the last temperature change is less than ±2°C (default), no action is taken.

### 8.3.11.3 Typical Application of the Temperature Monitor

In a typical application the temperature monitor and interrupts are used in the following manner:

- After the WAKEUP pin has been pulled high, the Application Processor (AP) writes 0x80h to the TMST1 register (address 0x0Dh). This starts the temperature measurement.
- The AP waits for the EOC interrupt. Alternatively the AP can poll the CONV\_END bit in register TMST1. This will notify the AP that the A/D conversion is complete and the new temperature reading is available in the TMST\_VALUE register (address (0x00h).
- The AP reads the temperature value from the TMST\_VALUE register (address (0x00h).
- If the temperature changes by ±2°C (default) or more from the first reading, the processor is notified by the DTX interrupt. The A/P may or may not decide to select a different set of wave forms to drive the panel.
- If the temperature is outside the allowed operating range of the panel, the processor is notified by the THOT and TCOLD interrupts, respectively. It may or may not decide to continue with the page update.
- Once an overtemperature or undertemperature has been detected, the AP must reset the TMST\_HOT\_EN or TMST\_COLD\_EN bits, respectively, to avoid the nINT pin to be continuously pulled low. The TMST\_HOT and TMST\_COLD interrupt bits then must be polled continuously, to determine when the panel temperature recovers to the normal operating range. Once the temperature has recovered, the TMST\_HOT\_EN or TMST\_COLD\_EN bits must be set to 1 again and normal operation can resume.



#### 8.4 Device Functional Modes

The TPS65185x has three modes of operation, SLEEP, STANDBY, and ACTIVE. SLEEP mode is the lowestpower mode in which all internal circuitry is turned off. In STANDBY, all power rails are shut down but the device is ready to accept commands through the I<sup>2</sup>C interface. In ACTIVE mode one or more power rails are enabled.

#### 8.4.1 SLEEP

This is the lowest power mode of operation. All internal circuitry is turned off, registers are reset to default values and the device does not respond to I<sup>2</sup>C communications. TPS65185x enters SLEEP mode whenever WAKEUP pin is pulled low.

#### 8.4.2 STANDBY

In STANDBY all internal support circuitry is powered up and the device is ready to accept commands through the I<sup>2</sup>C interface but none of the power rails are enabled. The device enters STANDBY mode when the WAKEUP pin is pulled high and either the PWRUP pin is pulled low or the STANDBY bit is set. The device also enters STANDBY mode if input UVLO, positive boost undervoltage (VB\_UV), or inverting buck-boost undervoltage (VN\_UV) is detected, thermal shutdown occurs, or the PROG bit is set (see Figure 22).

#### 8.4.3 ACTIVE

The device is in ACTIVE mode when any of the output rails are enabled and no fault condition is present. This is the normal mode of operation while the device is powered up.

#### 8.4.4 Mode Transitions

#### 8.4.4.1 SLEEP $\rightarrow$ ACTIVE

WAKEUP pin is pulled high with PWRUP pin high. Rails come up in the order defined by the UPSEQx registers (OK to tie WAKEUP and PWRUP pin together).

#### 8.4.4.2 SLEEP $\rightarrow$ STANDBY

WAKEUP pin is pulled high with PWRUP pin low. Rails will remain powered down.

#### 8.4.4.3 STANDBY $\rightarrow$ ACTIVE

WAKEUP pin is high and PWRRUP pin is pulled high (rising edge) or the ACTIVE bit is set. Output rails will power up in the order defined by the UPSEQx registers.

#### 8.4.4.4 ACTIVE $\rightarrow$ STANDBY

WAKEUP pin is high and STANDBY bit is set or PWRUP pin is pulled low (falling edge). Rails are shut down in the order defined by DWNSEQx registers. Device also enters STANDBY in the event of thermal shutdown (TSD), UVLO, positive boost or inverting buck-boost undervoltage (UV), VCOM fault (VCOMF), or when the PROG bit is set (see Figure 22).

#### 8.4.4.5 STANDBY $\rightarrow$ SLEEP

WAKEUP pin is pulled low while none of the output rails are enabled.

#### 8.4.4.6 ACTIVE $\rightarrow$ SLEEP

WAKEUP pin is pulled low while at least one output rail is enabled. Rails are shut down in the order defined by DWNSEQx registers.



#### **Device Functional Modes (continued)**




Figure 24. Global State Diagram



### 8.5 Programming

## 8.5.1 I<sup>2</sup>C Bus Operation

The TPS65185x hosts a slave  $I^2C$  interface that supports data rates up to 400 kbit/s and auto-increment addressing and is compliant to  $I^2C$  standard 3.0.




Figure 25. Subaddress in I<sup>2</sup>C Transmission

The I<sup>2</sup>C Bus is a communications link between a controller and a series of slave terminals. The link is established using a two-wire bus consisting of a serial clock signal (SCL) and a serial data signal (SDA). The serial clock is sourced from the controller in all cases where the serial data line is bi-directional for data communication between the controller and the slave terminals. Each device has an open drain output to transmit data on the serial data line. An external pullup resistor must be placed on the serial data line to pull the drain output high during data transmission.

Data transmission is initiated with a start bit from the controller as shown in Figure 27. The start condition is recognized when the SDA line transitions from high to low during the high portion of the SCL signal. Upon reception of a start bit, the device will receive serial data on the SDA input and check for valid address and control information. If the appropriate slave address bits are set for the device, then the device will issue an acknowledge pulse and prepare to receive the register address. Depending on the R/nW bit, the next byte received from the master is written to the addressed register (R/nW = 0) or the device responds with 8-bit data from the register (R/nW = 1). Data transmission is completed by either the reception of a stop condition or the SDA input during the high portion of the SCL signal. All other transitions of the SDA line must occur during the low portion of the SCL signal. An acknowledge is issued after the reception of valid address, sub-address, and data words. The I<sup>2</sup>C interfaces will auto-sequence through register addresses, so that multiple data words can be sent for a given I<sup>2</sup>C transmission. See Figure 26 and Figure 27 for details.



#### TPS65185, TPS651851

ZHCS089G - FEBRUARY 2011 - REVISED SEPTEMBER 2017

www.ti.com.cn

#### **Programming (continued)**




Figure 27. I<sup>2</sup>C Start/Stop/Acknowledge Protocol



# 8.6 Register Maps

Address	Acronym	Register Name	Section			
0x00h	TMST_VALUE	Thermistor value read by ADC	Go			
0x01h	ENABLE	Enable/disable bits for regulators	Go			
0x02h	VADJ	VPOS/VNEG voltage adjustment	Go			
0x03h	VCOM1	Voltage settings for VCOM	Go			
0x04h	VCOM2	Voltage settings for VCOM + control	Go			
0x05h	INT_EN1	Interrupt enable group1	Go			
0x06h	INT_EN2	Interrupt enable group2	Go			
0x07h	INT1	Interrupt group1	Go			
0x08h	INT2	Interrupt group2	Go			
0x09h	UPSEQ0	Power-up strobe assignment	Go			
0x0Ah	UPSEQ1	Power-up sequence delay times	Go			
0x0Bh	DWNSEQ0	Power-down strobe assignment	Go			
0x0Ch	DWNSEQ1	Power-down sequence delay times	Go			
0x0Dh	TMST1	Thermistor configuration	Go			
0x0Eh	TMST2	Thermistor hot temp set	Go			
0x0Fh	PG	Power good status each rails	Go			
0x10h	REVID	Device revision ID information	Go			

#### Table 2. Register Address Map

## 8.6.1 Thermistor Readout (TMST\_VALUE) Register (address = 0x00h) [reset = N/A]

### Figure 28. TMST\_VALUE Register

7	6	5	4	3	2	1	0	
	TMST_VALUE[7:0]							
	R-N/A							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 3. TMST\_VALUE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TMST_VALUE	R	N/A	Temperature read-out F6h = $< -10^{\circ}$ C F7h = $-9^{\circ}$ C  FEh = $-2^{\circ}$ C FFh = $-1^{\circ}$ C Oh = $0^{\circ}$ C 1h = $1^{\circ}$ C 2h = $2^{\circ}$ C  19h = $25^{\circ}$ C  55h = $> 85^{\circ}$ C

# 8.6.2 Enable (ENABLE) Register (address = 0x01h) [reset = 0h]

#### Figure 29. ENABLE Register

7	6	5	4	3	2	1	0
ACTIVE	STANDBY	V3P3_EN	VCOM_EN	VDDH_EN	VPOS_EN	VEE_EN	VNEG_EN
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 4. ENABLE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	ACTIVE	R/W	Oh	STANDBY to ACTIVE transition bit 0h = no effect 1h = Transition from STANDBY to ACTIVE mode. Rails power up as defined by UPSEQx registers NOTE: After transition bit is cleared automatically
6	STANDBY	R/W	0h	STANDBY to ACTIVE transition bit 0h = no effect 1h = Transition from STANDBY to ACTIVE mode. Rails power up as defined by DWNSEQx registers NOTE: After transition bit is cleared automatically. STANDBY bit has priority over ACTIVE.
5	V3P3_EN	R/W	0h	VIN3P3 to V3P3 switch enable 0h = Switch is OFF 1h = Switch is ON
4	VCOM_EN	R/W	0h	VCOM buffer enable 0h = Disabled 1h = Enabled
3	VDDH_EN	R/W	0h	VDDH charge pump enable 0h = Disabled 1h = Enabled
2	VPOS_EN	R/W	Oh	VPOS LDO regulator enable 0h = Disabled 1h = Enabled NOTE: VPOS cannot be enabled before VNEG is enabled.
1	VEE_EN	R/W	Oh	VEE charge pump enable 0h = Disabled 1h = Enabled
0	VNEG_EN	R/W	Oh	VNEG LDO regulator enable 0h = Disabled 1h = Enabled NOTE: When VNEG is disabled VPOS will also be disabled.



# 8.6.3 Voltage Adjustment (VADJ) Register (address = 0x02h) [reset = 23h]

#### Figure 30. VADJ Register

7	6	5	4	3	2	1	0
Not used		VSET[2:0]					
R/W-0h	R/W-0h	R/W-1h	R/W-0h	R-0h		R/W-3h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 5. VADJ Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	Not used	R/W	0h	N/A
6	Not used	R/W	0h	N/A
5	Not used	R/W	1h	N/A
4	Not used	R/W	0h	N/A
3	Not used	R	0h	N/A
2-0	VSET	R/W	3h	VPOS and VNEG voltage setting 0h = not valid 1h = not valid 2h = not valid $3h = \pm 15.000 V$ $4h = \pm 14.750 V$ $5h = \pm 14.500 V$ $6h = \pm 14.250 V$ 7h = reserved

# 8.6.4 VCOM 1 (VCOM1) Register (address = 0x03h) [reset = 7Dh]

#### Figure 31. VCOM1 Register

7	6	5	4	3	2	1	0
VCOM[7:0]							
R/W-7Dh							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 6. VCOM1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	VCOM	R/W	7Dh	VCOM voltage, least significant byte. See VCOM 2 (VCOM2) Register (address = 0x04h) [reset = 04h] for details.



# 8.6.5 VCOM 2 (VCOM2) Register (address = 0x04h) [reset = 04h]

#### Figure 32. VCOM2 Register

7	6	5	4	3	2	1	0
ACQ	PROG	HiZ	AVG[	1:0]	Not used	Not used	VCOM[8]
R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-1h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 7. VCOM2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	ACQ	R/W	Oh	Kick-back voltage acquisition bit Oh = No effect 1h = Starts kick-back voltage measurement routine NOTE: After measurement is complete bit is cleared automatically and measurement result is reflected in VCOM[8:0] bits.
6	PROG	R/W	0h	VCOM programming bit 0h = No effect 1h = VCOM[8:0] value is committed to nonvolatile memory and becomes new power-up default NOTE: After programming bit is cleared automatically and TPS65185x will enter STANDBY mode.
5	HiZ	R/W	Oh	VCOM HiZ bit 1h = VCOM pin is placed into hi-impedance state to allow VCOM measurement 0h = VCOM amplifier is connected to VCOM pin
4-3	AVG	R/W	Oh	Number of acquisitions that is averaged to a single kick-back voltage measurement Oh = 1x 1h = 2x 2h = 4x 3h = 8x NOTE: When the ACQ bit is set, the state machine repeat the A/D conversion of the kick-back voltage AVD[1:0] times and returns a single, averaged, value to VCOM[8:0]
2	Not used	R/W	1h	N/A
1	Not used	R/W	0h	N/A
0	VCOM	R/W	Oh	VCOM voltage adjustment VCOM = VCOM[8:0] x -10 mV in the range from 0 mV to -5.110 V 0h = $-0$ mV 1h = $-10$ mV 2h = $-20$ mV  7Dh = $-1250$ mV  1FEh = $-5100$ mV 1FFh = $-5110$ mV

# 8.6.6 Interrupt Enable 1 (INT\_EN1) Register (address = 0x05h) [reset = 7Fh]

7	6	5	4	3	2	1	0
DTX_EN	TSD_EN	HOT_EN	TMST_HOT_E N	TMST_COLD_ EN	UVLO_EN	ACQC_EN	PRGC_EN
R-0h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R-1h	R-1h

#### Figure 33. INT\_EN1 Register

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

	Table 8. INT_ENT Register Field Descriptions							
Bit	Field	Туре	Reset	Description				
7	DTX_EN	R	Oh	Panel temperature-change interrupt enable 0h = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.				
6	TSD_EN	R/W	1h	Thermal shutdown interrupt enable 0h = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.				
5	HOT_EN	R/W	1h	Thermal shutdown early warning enable 0h = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.				
4	TMST_HOT_EN	R/W	1h	Thermistor hot interrupt enable 0h = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.				
3	TMST_COLD_EN	R/W	1h	Thermistor cold interrupt enable Oh = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.				
2	UVLO_EN	R/W	1h	VIN under voltage detect interrupt enable 0h = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.				
1	ACQC_EN	R	1h	VCOM acquisition complete interrupt enable 0h = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.				

# Table 8. INT EN1 Register Field Descriptions



#### TPS65185, TPS651851 ZHCS089G – FEBRUARY 2011–REVISED SEPTEMBER 2017

www.ti.com.cn

## Table 8. INT\_EN1 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	PRGC_EN	R	1h	VCOM programming complete interrupt enable 0h = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.

## 8.6.7 Interrupt Enable 2 (INT\_EN2) Register (address = 0x06h) [reset = FFh]

## Figure 34. INT\_EN2 Register

7	6	5	4	3	2	1	0
VBUVEN	VDDHUVEN	VNUV_EN	VPOSUVEN	VEEUVEN	VCOMFEN	VNEGUVEN	EOCEN
R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 9. INT\_EN2 Register Field Descriptions

Bit	Field	Туре	Reset	Description			
7	VBUVEN	R/W	1h	Positive boost converter under voltage detect interrupt enable 0h = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.			
6	VDDHUVEN	R/W	1h	VDDH under voltage detect interrupt enable Oh = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.			
5	VNUV_EN	R/W	1h	Inverting buck-boost converter under voltage detect interrupt enable 0h = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.			
4	VPOSUVEN	R/W	1h	VPOS under voltage detect interrupt enable 0h = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.			
3	VEEUVEN	R/W	1h	VEE under voltage detect interrupt enable 0h = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.			
2	VCOMFEN	R/W	1h	VCOM FAULT interrupt enable 0h = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.			
1	VNEGUVEN	R/W	1h	VNEG under voltage detect interrupt enable 0h = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.			



## TPS65185, TPS651851

ZHCS089G - FEBRUARY 2011 - REVISED SEPTEMBER 2017

#### www.ti.com.cn

Table 9. INT_	EN2 Regis	ster Field	Descriptions	(continued)

Bit	Field	Туре	Reset	Description
0	EOCEN	R/W	1h	Temperature ADC end of conversion interrupt enable 0h = Disabled 1h = Enabled NOTE: Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.

## 8.6.8 Interrupt 1 (INT1) Register (address = 0x07h) [reset = 0h]

## Figure 35. INT1 Register

7	6	5	4	3	2	1	0
DTX	TSD	HOT	TMST_HOT	TMST_COLD	UVLO	ACQC	PRGC
R-0h	R-N/A	R-N/A	R-N/A	R-N/A	R-N/A	R-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 10. INT1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	DTX	R	Oh	Panel temperature-change interrupt Oh = No significance 1h = Temperature has changed by 3 deg or more over previous reading
6	TSD	R	N/A	Thermal shutdown interrupt Oh = No fault 1h = Chip is in over-temperature shutdown
5	НОТ	R	N/A	Thermal shutdown early warning 0h = No fault 1h = Chip is approaching over-temperature shutdown
4	TMST_HOT	R	N/A	Thermistor hot interrupt Oh = No fault 1h = Thermistor temperature is equal or greater than TMST_HOT threshold
3	TMST_COLD	R	N/A	Thermistor cold interrupt Oh = No fault 1h = Thermistor temperature is equal or less than TMST_COLD threshold
2	UVLO	R	N/A	VIN under voltage detect interrupt 0h = No fault 1h = Input voltage is below UVLO threshold
1	ACQC	R	Oh	VCOM acquisition complete 0h = No significance 1h = VCOM measurement is complete
0	PRGC	R	0h	VCOM programming complete 0h = No significance 1h = VCOM programming is complete



## 8.6.9 Interrupt 2 (INT2) Register (address = 0x08h) [reset = N/A]

### Figure 36. INT2 Register

7	6	5	4	3	2	1	0
VB_UV	VDDH_UV	VN_UV	VPOS_UV	VEE_UV	VCOMF	VNEG_UV	EOC
R-N/A	R-N/A	R-N/A	R-N/A	R-N/A	R-N/A	R-N/A	R-N/A

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 11. INT2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	VB_UV	R	N/A	Positive boost converter undervoltage detect interrupt Oh = No fault 1h = Under-voltage on DCDC1 detected
6	VDDH_UV	R	N/A	VDDH under voltage detect interrupt Oh = No fault 1h = Undervoltage on VDDH charge pump detected
5	VN_UV	R	N/A	Inverting buck-boost converter under voltage detect interrupt Oh = No fault 1h = Undervoltage on DCDC2 detected
4	VPOS_UV	R	N/A	VPOS undervoltage detect interrupt 0h = No fault 1h = Undervoltage on LDO1(VPOS) detected
3	VEE_UV	R	N/A	VEE undervoltage detect interrupt Oh = No fault 1h = Undervoltage on VEE charge pump detected
2	VCOMF	R	N/A	VCOM fault detection 0h = No fault 1h = Fault on VCOM detected (VCOM is outside normal operating range)
1	VNEG_UV	R	N/A	VNEG undervoltage detect interrupt 0h = No fault 1h = Undervoltage on LDO2(VNEG) detected
0	EOC	R	N/A	ADC end of conversion interrupt Oh = No significance 1h = ADC conversion is complete (temperature acquisition is complete)

TEXAS INSTRUMENTS

www.ti.com.cn

## 8.6.10 Power-Up Sequence 0 (UPSEQ0) Register (address = 0x09h) [reset = E4h]

## Figure 37. UPSEQ0 Register

7	6	5	4	3	2	1	0
VDDH	_UP[1:0]	VPOS_	UP[1:0]	VEE_U	JP[1:0]	VNEG_UP[1:0]	
R/\	W-3h	R/W	R/W-2h		/-1h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 12. UPSEQ0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	VDDH_UP	R/W	3h	VDDH power-up order 0h = Power up on STROBE1 1h = Power up on STROBE2 2h = Power up on STROBE3 3h = Power up on STROBE4
5-4	VPOS_UP	R/W	2h	VPOS power-up order 0h = Power up on STROBE1 1h = Power up on STROBE2 2h = Power up on STROBE3 3h = Power up on STROBE4
3-2	VEE_UP	R/W	1h	VEE power-up order 0h = Power up on STROBE1 1h = Power up on STROBE2 2h = Power up on STROBE3 3h = Power up on STROBE4
1-0	VNEG_UP	R/W	0h	VNEG power-up order 0h = Power up on STROBE1 1h = Power up on STROBE2 2h = Power up on STROBE3 3h = Power up on STROBE4




Figure 38. Default Power-Up/Down Sequence



## 8.6.11 Power-Up Sequence 1 (UPSEQ1) Register (address = 0x0Ah) [reset = 55h]

## Figure 39. UPSEQ1 Register

7	6	5	4	3	2	1	0
U	DLY4[1:0]	UDL	Y3[1:0]	UDLY	2[1:0]	UDLY	1[1:0]
	R/W-1h R/W-1h		R/W-1h		R/W-1h		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 13. UPSEQ1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	UDLY4	R/W	1h	DLY4 delay time set; defines the delay time from STROBE3 to STROBE4 during power up. 0h = 3  ms 1h = 6  ms 2h = 9  ms 3h = 12  ms
5-4	UDLY3	R/W	1h	DLY3 delay time set; defines the delay time from STROBE2 to STROBE3 during power up. 0h = 3  ms 1h = 6  ms 2h = 9  ms 3h = 12  ms
3-2	UDLY2	R/W	1h	DLY2 delay time set; defines the delay time from STROBE1 to STROBE2 during power up. 0h = 3  ms 1h = 6  ms 2h = 9  ms 3h = 12  ms
1-0	UDLY1	R/W	1h	DLY1 delay time set; defines the delay time from VN_PG high to STROBE1 during power up. 0h = 3 ms 1h = 6 ms 2h = 9 ms 3h = 12 ms

Texas Instruments

www.ti.com.cn

## 8.6.12 Power-Down Sequence 0 (DWNSEQ0) Register (address = 0x0Bh) [reset = 1Eh]

## Figure 40. DWNSEQ0 Register

7	6	5	4	3	2	1	0
VDDH_	DWN[1:0]	VPOS_[	OWN[1:0]	VEE_DV	WN[1:0]	VNEG_D	0WN[1:0]
R/\			V-1h	R/W	′-3h	R/W	/-2h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 14. DWNSEQ0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	VDDH_DWN	R/W	Oh	VDDH power-down order 0h = Power down on STROBE1 1h = Power down on STROBE2 2h = Power down on STROBE3 3h = Power down on STROBE4
5-4	VPOS_DWN	R/W	1h	VPOS power-down order 0h = Power down on STROBE1 1h = Power down on STROBE2 2h = Power down on STROBE3 3h = Power down on STROBE4
3-2	VEE_DWN	R/W	3h	VEE power-down order 0h = Power down on STROBE1 1h = Power down on STROBE2 2h = Power down on STROBE3 3h = Power down on STROBE4
1-0	VNEG_DWN	R/W	2h	VNEG power-down order 0h = Power down on STROBE1 1h = Power down on STROBE2 2h = Power down on STROBE3 3h = Power down on STROBE4



### 8.6.13 Power-Down Sequence 1 (DWNSEQ1) Register (address = 0x0Ch) [reset = E0h]

7	6	5	4	3	2	1	0
DDL	Y4[1:0]	DDLY	′3[1:0]	DDLY	2[1:0]	DDLY1	DFCTR
R/	R/W-3h R/W-2h		R/W	'-0h	R/W-0h	R/W-0h	

### Figure 41. DWNSEQ1 Register

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 15. DWNSEQ1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	DDLY4	R/W	3h	DLY4 delay time set; defines the delay time from STROBE3 to STROBE4 during power down. 0h = 6 ms 1h = 12 ms 2h = 24 ms 3h = 48 ms
5-4	DDLY3	R/W	2h	DLY3 delay time set; defines the delay time from STROBE2 to STROBE3 during power down. 0h = 6 ms 1h = 12 ms 2h = 24 ms 3h = 48 ms
3-2	DDLY2	R/W	Oh	DLY2 delay time set; defines the delay time from STROBE1 to STROBE2 during power down. 0h = 6 ms 1h = 12 ms 2h = 24 ms 3h = 48 ms
1	DDLY1	R/W	Oh	DLY2 delay time set; defines the delay time from WAKEUP low to STROBE1 during power down. 0h = 3 ms 1h = 6 ms
0	DFCTR	R/W	0h	At power-down delay time DLY2[1:0], DLY3[1:0], DLY4[1:0] are multiplied with DFCTR[1:0] $0h = 1x$ 1h = 16x

## 8.6.14 Thermistor 1 (TMST1) Register (address = 0x0Dh) [reset = 20h]

## Figure 42. TMST1 Register

7	6	5	4	3	2	1	0
READ_THERM	Not used	CONV_END	Not used	Not used	Not used	DT[1:0	]
R/W-0h	R/W-0h	R-1h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 16. TMST1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	READ_THERM	R/W	Oh	Read thermistor value 0h = No effect 1h = Initiates temperature acquisition NOTE: Bit is self-cleared after acquisition is completed
6	Not used	R/W	0h	Not used
5	CONV_END	R	1h	ADC conversion done flag 0h = Conversion is not finished 1h = Conversion is finished
4	Not used	R/W	0h	Not used
3	Not used	R/W	0h	Not used
2	Not used	R/W	0h	Not used
1-0	DT	R/W	Oh	Panel temperature-change interrupt threshold $0h = 2^{\circ}C$ $1h = 3^{\circ}C$ $2h = 4^{\circ}C$ $3h = 5^{\circ}C$ DTX interrupt is issued when difference between most recent temperature reading and baseline temperature is equal to or greater than threshold value. See <i>Hot, Cold, and Temperature-Change Interrupts</i> for details.



## 8.6.15 Thermistor 2 (TMST2) Register (address = 0x0Eh) [reset = 78h]

### Figure 43. TMST2 Register

7	6	5	4	3	2	1	0
	TMST_C	OLD[3:0]			TMST_H	IOT[3:0]	
	R/W	/-7h			R/W	′-8h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Bit	Field	Туре	Reset	Description
7-4	READ_THERM	R/W	7h	Thermistor COLD threshold $0h = -7^{\circ}C$ $1h = -6^{\circ}C$ $2h = -5^{\circ}C$ $3h = -4^{\circ}C$ $4h = -3^{\circ}C$ $5h = -2^{\circ}C$ $6h = -1^{\circ}C$ $7h = 0^{\circ}C$ $8h = 1^{\circ}C$ $9h = 2^{\circ}C$ $Ah = 3^{\circ}C$ $Bh = 4^{\circ}C$ $Ch = 5^{\circ}C$ $Dh = 6^{\circ}C$ $Eh = 7^{\circ}C$ $Fh = 8^{\circ}C$ NOTE: An interrupt is issued when thermistor temperature is equal or less than COLD threshold
3-0	TMST_HOT	R/W	8h	Thermistor HOT threshold $0h = 42^{\circ}C$ $1h = 43^{\circ}C$ $2h = 44^{\circ}C$ $3h = 45^{\circ}C$ $4h = 46^{\circ}C$ $5h = 47^{\circ}C$ $6h = 48^{\circ}C$ $7h = 49^{\circ}C$ $8h = 50^{\circ}C$ $9h = 51^{\circ}C$ $Ah = 52^{\circ}C$ $Bh = 53^{\circ}C$ $Ch = 54^{\circ}C$ $Dh = 55^{\circ}C$ $Eh = 56^{\circ}C$ $Fh = 57^{\circ}C$ NOTE: An interrupt is issued when thermistor temperature is equal or greater than HOT threshold

## Table 17. TMST2 Register Field Descriptions

TRUMENTS

XAS

## 8.6.16 Power Good Status (PG) Register (address = 0x0Fh) [reset = 0h]

NOTE: PG pin is pulled hi (HiZ state) when VDDH\_PG = VPOS\_PG = VEE\_PG = VNEG\_PG = 1

### Figure 44. PG Register

7	6	5	4	3	2	1	0
VB_PG	VDDH_PG	VN_PG	VPOS_PG	VEE_PG	Not used	VNEG_PG	Not used
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Bit	Field	Туре	Reset	Description
7	VB_PG	R	0h	Positive boost converter power good 0h = DCDC1 is not in regulation or turned off 1h = DCDC1 is in regulation
6	VDDH_PG	R	0h	VDDH power good 0h = VDDH charge pump is not in regulation or turned off 1h = VDDH charge pump is in regulation
5	VN_PG	R	0h	Inverting buck-boost power good 0h = DCDC2 is not in regulation or turned off 1h = DCDC2 is in regulation
4	VPOS_PG	R	0h	VPOS power good 0h = LDO1(VPOS) is not in regulation or turned off 1h = LDO1(VPOS) is in regulation
3	VEE_PG	R	0h	VEE power good Oh = VEE charge pump is not in regulation or turned off 1h = VEE charge pump is in regulation
2	Not used	R	0h	Not used
1	VNEG_PG	R	Oh	VNEG power good 0h = LDO2(VNEG) is not in regulation or turned off 1h = LDO2(VNEG) is in regulation
0	Not used	R	0h	Not used

#### Table 18. PG Register Field Descriptions

## 8.6.17 Revision and Version Control (REVID) Register (address = 0x10h) [reset = 45h]

## Figure 45. REVID Register

7	6	5	4	3	2	1	0
			REVI	D[7:0]			
			R-4	45h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 19. REVID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	REVID	R	45h	REVID[7:6] = MJREV REVID[5:4] = MNREV REVID[3:0] = VERSION 45h = TPS65185 1p0 55h = TPS65185 1p1 65h = TPS65185 1p2 66h = TPS651851 1p0



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS65185x device is used to power display screens in E-book applications, specifically E-lnk Vizplex display, by connecting the screen to the positive and negative charge pump, LDO1, LDO2, and VCOM rails. The device supports display screens up to 9.7 inches.

## 9.2 Typical Application




Figure 46. Typical Application Schematic

## Typical Application (continued)

### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 20 as the input parameters.

	_	
	VOLTAGE	SEQUENCE (STROBE)
VNEG (LDO2)	–15 V	1
VEE (Charge pump 2)	–20 V	2
VPOS (LDO1)	15 V	3
VDDH (Charge pump 1)	22 V	4

#### Table 20. Design Parameters

### 9.2.2 Detailed Design Procedure


For the positive boost regulator (DCDC1) a 10- $\mu$ F capacitor can be used as the input capacitor value; two 4.7- $\mu$ F capacitors are used as output capacitors to reduce ESR along with a 2.2- $\mu$ H inductor. For the inverting buckboost regulator (DCDC2), a 10- $\mu$ F capacitor can be used at the input capacitor value; two 4.7- $\mu$ F capacitors are used as output capacitors to reduce ESR along with a 4.7- $\mu$ H inductor. The charge pump pins VDDH\_D and VEE\_D require 100-nF capacitors to ground for reliable operation. An ESR capacitor with a value of 20 m $\Omega$  is expected for all capacitors, and ceramic X5R material or better is recommended. These values are the typical the values used; additional inductor and capacitor values can be used for improved functionality; however, the components should be rated the same as the recommended external components listed in Table 21.

PART NUMBER	VALUE	SIZE	MANUFACTURER			
INDUCTORS						
LQH44PN4R7MP0	4.7 µH	4 mm × 4 mm × 1.65 mm	Murata			
NR4018T4R7M	4.7 µH	4 mm × 4 mm × 1.8 mm	Taiyo Yuden			
VLS252015ET-2R2M	2.2 µH	2 mm × 2.5 mm × 1.5 mm	TDK			
NR4012T2R2M	2.2 µH	4 mm × 4 mm × 1.2 mm	Taiyo Yuden			
CAPACITORS						
GRM21BC81E475KA12L	4.7 μF, 25 V, X6S	805	Murata			
GRM32ER71H475KA88L	4.7 μF, 50 V, X7R	1210	Murata			
All other capacitors	X5R or better	—	—			
DIODES						
BAS3010	—	SOD-323	Infineon			
MBR130T1	—	SOD-123	ON-Semi			
BAV99	—	SOT-23	Fairchild			
THERMISTOR			•			
NCP18XH103F03RB	10 kΩ	603	Murata			

#### Table 21. Recommended External Components



### 9.2.3 Application Curves



## 10 Power Supply Recommendations

The device is designed to operate with an input voltage supply range from 3 V to 6 V, where Figure 5 and Figure 6 show how lower input supply voltages can result in larger inrush currents. This input supply can be from a externally regulated supply. If the input supply is located more than a few inches from the TPS65185x, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 10  $\mu$ F is a typical choice.

## 11 Layout

## 11.1 Layout Guidelines

- 1. PBKG (Die substrate) must connect to VN (-16 V) with short, wide trace. Wide copper trace will improve heat dissipation.
- 2. The thermal pad is internally connected to PBKG and must not be connected to ground, but connected to VN with a short wide copper trace.
- 3. Inductor traces must be kept on the PCB top layer free of any vias.
- 4. Feedback traces must be routed away from any potential noise source to avoid coupling.
- 5. Output caps must be placed immediately at output pin.
- 6. The VIN pins must be bypassed to ground with low ESR ceramic bypass capacitors.

## 11.2 Layout Example




Figure 51. Layout Diagram



## 12 器件和文档支持

### 12.1 器件支持

#### 12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

## 12.2 文档支持

#### 12.2.1 相关文档

如需相关文档,请参阅:

- 德州仪器 (TI), 《TPS65185 评估模块》用户指南
- 德州仪器 (TI), 《了解显示电源器件中的欠压锁定》应用报告

#### 12.3 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品 信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **71** 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 12.5 商标

OMAP, E2E are trademarks of Texas Instruments. Vizplex is a trademark of E Ink Corporation. E Ink is a registered trademark of E Ink Corporation.

All other trademarks are the property of their respective owners.

#### 12.6 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。



ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 12.7 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知和修 订此文档。如欲获取此数据表的浏览器版本, 请参阅左侧的导航。



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS651851RSLR	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	(6) NIPDAU	Level-3-260C-168 HR	-10 to 85	TPS 651851	Samples
TPS651851RSLT	ACTIVE	VQFN	RSL	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-10 to 85	TPS 651851	Samples
TPS65185RGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	E INK TPS65185	Samples
TPS65185RGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	E INK TPS65185	Samples
TPS65185RSLR	ACTIVE	VQFN	RSL	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 65185	Samples
TPS65185RSLT	ACTIVE	VQFN	RSL	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 65185	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS651851RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS651851RSLT	VQFN	RSL	48	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS65185RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
TPS65185RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
TPS65185RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS65185RSLT	VQFN	RSL	48	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

28-Sep-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS651851RSLR	VQFN	RSL	48	2500	367.0	367.0	38.0
TPS651851RSLT	VQFN	RSL	48	250	210.0	185.0	35.0
TPS65185RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
TPS65185RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0
TPS65185RSLR	VQFN	RSL	48	2500	367.0	367.0	38.0
TPS65185RSLT	VQFN	RSL	48	250	210.0	185.0	35.0

# **RGZ 48**

7 x 7, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RGZ0048B**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RGZ0048B**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RGZ0048B**

# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height


PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.




# <u>RSL0048B</u>

# PACKAGE OUTLINE

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




# <u>RSL0048B</u>

## **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RSL0048B**

## **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司