

## SN74LV373A 具有三态输出的八路透明 D 类锁存器

### 1 特性

- $V_{CC}$  工作电压范围为 2V 至 5.5V
- 5V 时  $t_{pd}$  最大值为 8.5 ns
- $V_{OLP}$  (输出接地反弹) 典型值小于 0.8V ( $V_{CC} = 3.3V$ 、 $T_A = 25^\circ C$  时)
- $V_{CC} = 3.3V$ 、 $T_A = 25^\circ C$  时,  $V_{OHV}$  (输出  $V_{OH}$  下冲) 典型值大于 2.3 V
- 所有端口上均支持以混合模式电压运行
- $I_{off}$  支持局部断电模式运行
- 闩锁性能超过 250mA, 符合 JESD 17 规范的要求

### 2 应用


- 打印机
- 网络交换机
- 测试和测量
- 无线基础设施
- 电机控制
- 服务器主板

### 3 说明

SN74LV373A 器件是一款八路透明 D 类锁存器, 可在 2V 至 5.5  $V_{CC}$  下运行。

#### 封装信息

| 器件型号       | 封装         | 封装尺寸 (标称值)       |
|------------|------------|------------------|
| SN74LV373A | VQFN (20)  | 4.50 x 3.50mm    |
|            | SSOP (20)  | 7.50 x 5.30mm    |
|            | TSSOP (20) | 6.50 x 4.40mm    |
|            | TVSOP (20) | 5.00 x 4.40mm    |
|            | SOIC (20)  | 12.80 x 7.50mm   |
|            | SO (20)    | 12.60mm x 5.30mm |



## Table of Contents

|  |   |  |    |
|--|---|--|----|
| <b>1 特性</b> .....  | 1 | 6.11 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ ..... | 8  |
| <b>2 应用</b> .....  | 1 | 6.12 Noise Characteristics.....  | 9  |
| <b>3 说明</b> .....  | 1 | 6.13 Operating Characteristics.....  | 9  |
| <b>4 Revision History</b> .....  | 2 | 6.14 Typical Characteristics.....  | 9  |
| <b>5 Pin Configuration and Functions</b> .....                                 | 3 | <b>7 Parameter Measurement Information</b> .....                             | 10 |
| Pin Functions.....   | 4 | <b>8 Detailed Description</b> .....  | 11 |
| <b>6 Specifications</b> .....  | 5 | 8.1 Overview.....  | 11 |
| 6.1 Absolute Maximum Ratings.....  | 5 | 8.2 Functional Block Diagram.....  | 11 |
| 6.2 ESD Ratings.....   | 5 | 8.3 Feature Description.....   | 11 |
| 6.3 Recommended Operating Conditions.....                                      | 6 | 8.4 Device Functional Modes.....   | 11 |
| 6.4 Thermal Information.....   | 6 | <b>9 Layout</b> .....  | 14 |
| 6.5 Electrical Characteristics.....  | 7 | 9.1 Layout Guidelines.....   | 14 |
| 6.6 Timing Requirements, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ .....        | 7 | 9.2 Layout Example.....  | 14 |
| 6.7 Timing Requirements, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ .....        | 7 | <b>10 Device and Documentation Support</b> .....                             | 15 |
| 6.8 Timing Requirements, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ .....          | 7 | 10.1 Receiving Notification of Documentation Updates..                       | 15 |
| 6.9 Switching Characteristics, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ .....  | 8 | 10.2 Community Resources.....  | 15 |
| 6.10 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ..... | 8 | 10.3 Trademarks.....   | 15 |

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

| Changes from Revision L (August 2016) to Revision M (December 2022)   | Page |
|---|------|
| • 通篇更新了表格、图和交叉参考的格式.....  | 1    |
| Changes from Revision K (December 2014) to Revision L (August 2016)   | Page |
| • 更新了器件信息表以包含所有可用的封装.....   | 1    |
| • Changed $I_{OL} = 4\text{ mA}$ to $I_{OL} = 2\text{ mA}$ and $3\text{ V}$ to $2.3\text{ V}$ for $V_{OL}$ in <i>Electrical Characteristics</i> ..... | 7    |
| • Deleted <i>Related Links</i> section.....   | 15   |
| • Added <i>Receiving Notification of Documentation Updates</i> section and <i>Community Resources</i> section.....                                    | 15   |
| Changes from Revision J (April 2005) to Revision K (December 2014)  | Page |
| • 添加了应用、器件信息表、引脚功能表、ESD 等级表、热性能信息表、典型特性、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分 .....  | 1    |
| • 删除了订购信息表.....   | 1    |
| • 删除了订购信息表.....   | 1    |
| • Changed MAX operating temperature to $125^{\circ}\text{C}$ in <i>Recommended Operating Conditions</i> table. ....                                   | 6    |

## 5 Pin Configuration and Functions




图 5-1. DB, DGV, DW, NS, or PW 20-Pin SSOP, TVSOP, SOIC, SO, or TSSOP Top View




图 5-2. RGY Package 20-Pin VQFN Top View

## Pin Functions

| NO. | PIN                                |                 | TYPE | DESCRIPTION                       |
|-----|------------------------------------|-----------------|------|-----------------------------------|
|     | SSOP, TVSOP, SOIC,<br>SO, or TSSOP | VQFN            |      |                                   |
| 1   | $\overline{OE}$                    | $\overline{OE}$ | I    | Output Enable                     |
| 2   | 1Q                                 | 1Q              | O    | 1Q Output                         |
| 3   | 1D                                 | 1D              | I    | 1D Input                          |
| 4   | 2D                                 | 2D              | I    | 2D Input                          |
| 5   | 2Q                                 | 2Q              | O    | 2Q Output                         |
| 6   | 3Q                                 | 3Q              | O    | 3Q Output                         |
| 7   | 3D                                 | 3D              | I    | 3D Input                          |
| 8   | 4D                                 | 4D              | I    | 4D Input                          |
| 9   | 4Q                                 | 4Q              | O    | 4Q Output                         |
| 10  | GND                                | GND             | —    | Ground Pin                        |
| 11  | LE                                 | LE              | I    | Latch Enable                      |
| 12  | 5Q                                 | 5Q              | O    | 5Q Output                         |
| 13  | 5D                                 | 5D              | I    | 5D Input                          |
| 14  | 6D                                 | 6D              | I    | 6D Input                          |
| 15  | 6Q                                 | 6Q              | O    | 6Q Output                         |
| 16  | 7Q                                 | 7Q              | O    | 7Q Output                         |
| 17  | 7D                                 | 7D              | I    | 7D Input                          |
| 18  | 8D                                 | 8D              | I    | 8D Input                          |
| 19  | 8Q                                 | 8Q              | O    | 8Q Output                         |
| 20  | $V_{CC}$                           | $V_{CC}$        | —    | Power Pin                         |
| —   | —                                  | Thermal Pad     | —    | Thermal Pad, normally tied to GND |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                  |   | MIN                                   | MAX                   | UNIT |
|------------------|---|---------------------------------------|-----------------------|------|
| V <sub>CC</sub>  | Supply voltage  | -0.5                                  | 7                     | V    |
| V <sub>I</sub>   | Input voltage <sup>(2)</sup>  | -0.5                                  | 7                     | V    |
| V <sub>O</sub>   | Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup> | -0.5                                  | 7                     | V    |
| V <sub>O</sub>   | Output voltage <sup>(2)</sup> (3)   | -0.5                                  | V <sub>CC</sub> + 0.5 | V    |
| I <sub>IK</sub>  | Input clamp current   | V <sub>I</sub> < 0                    | -20                   | mA   |
| I <sub>OK</sub>  | Output clamp current  | V <sub>O</sub> < 0                    | -50                   | mA   |
| I <sub>O</sub>   | Continuous output current   | V <sub>O</sub> = 0 to V <sub>CC</sub> | ±35                   | mA   |
|                  | Continuous channel current through V <sub>CC</sub> or GND                                   |                                       | ±70                   | mA   |
| T <sub>stg</sub> | Storage temperature   | -65                                   | 150                   | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [¶ 6.3](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 5.5-V maximum.

### 6.2 ESD Ratings

|                    |                         |  | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>              | ±3000 | V    |
|                    |                         | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup> | ±2000 |      |
|                    |                         | Machine Model (MM)   | ±200  |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                 |                                | MIN                             | MAX                   | UNIT            |   |
|-----------------|--------------------------------|---------------------------------|-----------------------|-----------------|---|
| V <sub>CC</sub> | Supply voltage                 | 2                               | 5.5                   | V               |   |
| V <sub>IH</sub> | High-level input voltage       | V <sub>CC</sub> = 2 V           | 1.5                   | V               |   |
|                 |                                | V <sub>CC</sub> = 2.3 V ± 2.7 V | V <sub>CC</sub> × 0.7 |                 |   |
|                 |                                | V <sub>CC</sub> = 3 V ± 3.6 V   | V <sub>CC</sub> × 0.7 |                 |   |
|                 |                                | V <sub>CC</sub> = 4.5 V ± 5.5 V | V <sub>CC</sub> × 0.7 |                 |   |
| V <sub>IL</sub> | Low-level input voltage        | V <sub>CC</sub> = 2 V           | 0.5                   | V               |   |
|                 |                                | V <sub>CC</sub> = 2.3 V ± 2.7 V | V <sub>CC</sub> × 0.3 |                 |   |
|                 |                                | V <sub>CC</sub> = 3 V ± 3.6 V   | V <sub>CC</sub> × 0.3 |                 |   |
|                 |                                | V <sub>CC</sub> = 4.5 V ± 5.5 V | V <sub>CC</sub> × 0.3 |                 |   |
| V <sub>I</sub>  | Input voltage                  | 0                               | 5.5                   | V               |   |
| V <sub>O</sub>  | Output voltage                 | High or low state               | 0                     | V <sub>CC</sub> | V |
|                 |                                | 3-state                         | 0                     | 5.5             |   |
| I <sub>OH</sub> | High-level output current      | V <sub>CC</sub> = 2 V           | –50                   | μA              |   |
|                 |                                | V <sub>CC</sub> = 2.3 V ± 2.7 V | –2                    |                 |   |
|                 |                                | V <sub>CC</sub> = 3 V ± 3.6 V   | –8                    |                 |   |
|                 |                                | V <sub>CC</sub> = 4.5 V ± 5.5 V | –16                   |                 |   |
| I <sub>OL</sub> | Low-level output current       | V <sub>CC</sub> = 2 V           | 50                    | μA              |   |
|                 |                                | V <sub>CC</sub> = 2.3 V ± 2.7 V | 2                     |                 |   |
|                 |                                | V <sub>CC</sub> = 3 V ± 3.6 V   | 8                     |                 |   |
|                 |                                | V <sub>CC</sub> = 4.5 V ± 5.5 V | 16                    |                 |   |
| Δt/Δv           | Input transition rise or fall  | V <sub>CC</sub> = 2.3 V ± 2.7 V | 200                   | ns/V            |   |
|                 |                                | V <sub>CC</sub> = 3 V ± 3.6 V   | 100                   |                 |   |
|                 |                                | V <sub>CC</sub> = 4.5 V ± 5.5 V | 20                    |                 |   |
| T <sub>A</sub>  | Operating free-air temperature | –40                             | 125                   | °C              |   |

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs (SCBA004)*.

### 6.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | SN74LV373A |             |           |         |            |            | UNIT |
|-------------------------------|--|------------|-------------|-----------|---------|------------|------------|------|
|                               |  | DB (SSOP)  | DGV (TVSOP) | DW (SOIC) | NS (SO) | PW (TSSOP) | RGY (VQFN) |      |
|                               |  | 20 PINS    |             |           |         |            |            |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 94.5       | 116.2       | 79.2      | 76.7    | 102.4      | 34.8       | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 56.4       | 31.2        | 43.7      | 43.2    | 36.5       | 42.9       | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 49.7       | 57.7        | 47.0      | 44.2    | 53.6       | 12.4       | °C/W |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 18.5       | 0.9         | 18.6      | 16.8    | 2.4        | 0.8        | °C/W |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 49.3       | 57.0        | 46.5      | 43.8    | 52.9       | 12.5       | °C/W |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | —          | —           | —         | —       | —          | 7.6        | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER        | TEST CONDITIONS   | V <sub>CC</sub> | T <sub>A</sub> = 25°C |     |     | –40°C to +85°C        |     | –40°C to +125°C       |     | UNIT |
|------------------|---|-----------------|-----------------------|-----|-----|-----------------------|-----|-----------------------|-----|------|
|                  |   |                 | MIN                   | TYP | MAX | MIN                   | MAX | MIN                   | MAX |      |
| V <sub>OH</sub>  | I <sub>OH</sub> = –50 μA                                    | 2 V to 5.5 V    | V <sub>CC</sub> – 0.1 |     |     | V <sub>CC</sub> – 0.1 |     | V <sub>CC</sub> – 0.1 |     | V    |
|                  | I <sub>OH</sub> = –2 mA                                     | 2.3 V           | 2                     |     |     | 2                     |     | 2                     |     |      |
|                  | I <sub>OH</sub> = –8 mA                                     | 3 V             | 2.48                  |     |     | 2.48                  |     | 2.48                  |     |      |
|                  | I <sub>OH</sub> = –16 mA                                    | 4.5 V           | 3.8                   |     |     | 3.8                   |     | 3.8                   |     |      |
| V <sub>OL</sub>  | I <sub>OL</sub> = 50 μA                                     | 2 V to 5.5 V    |                       |     |     | 0.1                   |     | 0.1                   |     | V    |
|                  | I <sub>OL</sub> = 2 mA                                      | 2.3 V           |                       |     |     | 0.4                   |     | 0.4                   |     |      |
|                  | I <sub>OL</sub> = 8 mA                                      | 4.5 V           |                       |     |     | 0.44                  |     | 0.44                  |     |      |
|                  | I <sub>OL</sub> = 16 mA                                     |                 |                       |     |     | 0.55                  |     | 0.55                  |     |      |
| I <sub>I</sub>   | V <sub>I</sub> = 5.5 V or GND                               | 0 V to 5.5 V    |                       |     |     | ±1                    |     | ±1                    |     | μA   |
| I <sub>OZ</sub>  | V <sub>I</sub> = V <sub>CC</sub> or GND                     | 5.5 V           |                       |     |     | ±5                    |     | ±5                    |     | μA   |
| I <sub>CC</sub>  | V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0 | 5.5 V           |                       |     |     | 20                    |     | 20                    |     | μA   |
| I <sub>off</sub> | V <sub>I</sub> or V <sub>O</sub> = 0 to V <sub>CC</sub>     | 0               |                       |     |     | 5                     |     | 5                     |     | μA   |
| C <sub>i</sub>   | V <sub>I</sub> = V <sub>CC</sub> or GND                     | 3.3 V           | 2.9                   |     |     |                       |     |                       |     | pF   |

## 6.6 Timing Requirements, V<sub>CC</sub> = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7-1](#))

|                 |                             | T <sub>A</sub> = 25°C |     | –40°C to +85°C |     | –40°C to +125°C |     | UNIT |
|-----------------|-----------------------------|-----------------------|-----|----------------|-----|-----------------|-----|------|
|                 |                             | MIN                   | MAX | MIN            | MAX | MIN             | MAX |      |
| t <sub>w</sub>  | Pulse duration, LE high     | 6                     |     | 6.5            |     | 6.5             |     | ns   |
| t <sub>su</sub> | Setup time, data before LE↓ | 4.5                   |     | 5              |     | 5.5             |     | ns   |
| t <sub>h</sub>  | Hold time, data after LE↓   | 1.5                   |     | 1.5            |     | 2               |     | ns   |

## 6.7 Timing Requirements, V<sub>CC</sub> = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7-1](#))

|                 |                             | T <sub>A</sub> = 25°C |     | –40°C to +85°C |     | –40°C to +125°C |     | UNIT |
|-----------------|-----------------------------|-----------------------|-----|----------------|-----|-----------------|-----|------|
|                 |                             | MIN                   | MAX | MIN            | MAX | MIN             | MAX |      |
| t <sub>w</sub>  | Pulse duration, LE high     | 5                     |     | 5              |     | 5               |     | ns   |
| t <sub>su</sub> | Setup time, data before LE↓ | 4                     |     | 4              |     | 4.5             |     | ns   |
| t <sub>h</sub>  | Hold time, data after LE↓   | 1                     |     | 1              |     | 1.5             |     | ns   |

## 6.8 Timing Requirements, V<sub>CC</sub> = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7-1](#))

|                 |                             | T <sub>A</sub> = 25°C |     | –40°C to +85°C |     | –40°C to +125°C |     | UNIT |
|-----------------|-----------------------------|-----------------------|-----|----------------|-----|-----------------|-----|------|
|                 |                             | MIN                   | MAX | MIN            | MAX | MIN             | MAX |      |
| t <sub>w</sub>  | Pulse duration, LE high     | 5                     |     | 5              |     | 5               |     | ns   |
| t <sub>su</sub> | Setup time, data before LE↓ | 4                     |     | 4              |     | 4.5             |     | ns   |
| t <sub>h</sub>  | Hold time, data after LE↓   | 1                     |     | 1              |     | 1.5             |     | ns   |

## 6.9 Switching Characteristics, $V_{CC} = 2.5 V \pm 0.2 V$

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7-1](#))

| PARAMETER   | FROM (INPUT)    | TO (OUTPUT) | LOAD CAPACITANCE      | $T_A = 25^\circ\text{C}$ |                     |     | $-40^\circ\text{C to } +85^\circ\text{C}$ |     | $-40^\circ\text{C to } +125^\circ\text{C}$ |      | UNIT |
|-------------|-----------------|-------------|-----------------------|--------------------------|---------------------|-----|---|-----|--|------|------|
|             |                 |             |                       | MIN                      | TYP                 | MAX | MIN                                       | MAX | MIN  | MAX  |      |
| $t_{pd}$    | D               | Q           | $C_L = 15 \text{ pF}$ | 8.3 <sup>(1)</sup>       | 15.2 <sup>(1)</sup> |     | 1   | 17  | 1  | 18.5 | ns   |
|             | LE              | Q           |                       | 9.1 <sup>(1)</sup>       | 15.7 <sup>(1)</sup> |     | 1   | 19  | 1  | 20.5 |      |
| $t_{en}$    | $\overline{OE}$ | Q           |                       | 8.9 <sup>(1)</sup>       | 15.8 <sup>(1)</sup> |     | 1   | 19  | 1  | 20   |      |
| $t_{dis}$   | $\overline{OE}$ | Q           |                       | 6.2 <sup>(1)</sup>       | 12.6 <sup>(1)</sup> |     | 1   | 15  | 1  | 16.5 |      |
| $t_{pd}$    | D               | Q           | $C_L = 50 \text{ pF}$ | 10.4                     | 18                  |     | 1   | 21  | 1  | 22.5 | ns   |
|             | LE              | Q           |                       | 11.1                     | 18.6                |     | 1   | 22  | 1  | 23.5 |      |
| $t_{en}$    | $\overline{OE}$ | Q           |                       | 10.9                     | 18.8                |     | 1   | 22  | 1  | 23.5 |      |
| $t_{dis}$   | $\overline{OE}$ | Q           |                       | 8.3                      | 17.4                |     | 1   | 19  | 1  | 20.5 |      |
| $t_{sk(o)}$ |                 |             |                       |                          |                     |     | 2   |     | 2  |      | 2    |

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

## 6.10 Switching Characteristics, $V_{CC} = 3.3 V \pm 0.3 V$

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7-1](#))

| PARAMETER   | FROM (INPUT)    | TO (OUTPUT) | LOAD CAPACITANCE      | $T_A = 25^\circ\text{C}$ |                     |     | $-40^\circ\text{C to } +85^\circ\text{C}$ |      | $-40^\circ\text{C to } +125^\circ\text{C}$ |      | UNIT |
|-------------|-----------------|-------------|-----------------------|--------------------------|---------------------|-----|---|------|--|------|------|
|             |                 |             |                       | MIN                      | TYP                 | MAX | MIN                                       | MAX  | MIN  | MAX  |      |
| $t_{pd}$    | D               | Q           | $C_L = 15 \text{ pF}$ | 5.8 <sup>(1)</sup>       | 11.4 <sup>(1)</sup> |     | 1   | 13.5 | 1  | 14.5 | ns   |
|             | LE              | Q           |                       | 6.4 <sup>(1)</sup>       | 11 <sup>(1)</sup>   |     | 1   | 13   | 1  | 14   |      |
| $t_{en}$    | $\overline{OE}$ | Q           |                       | 6.3 <sup>(1)</sup>       | 11.4 <sup>(1)</sup> |     | 1   | 13.5 | 1  | 14.5 |      |
| $t_{dis}$   | $\overline{OE}$ | Q           |                       | 4.7 <sup>(1)</sup>       | 10 <sup>(1)</sup>   |     | 1   | 12   | 1  | 12.5 |      |
| $t_{pd}$    | D               | Q           | $C_L = 50 \text{ pF}$ | 7.3                      | 14.9                |     | 1   | 17   | 1  | 18   | ns   |
|             | LE              | Q           |                       | 7.8                      | 14.5                |     | 1   | 16.5 | 1  | 17.5 |      |
| $t_{en}$    | $\overline{OE}$ | Q           |                       | 7.7                      | 14.9                |     | 1   | 17   | 1  | 18   |      |
| $t_{dis}$   | $\overline{OE}$ | Q           |                       | 6                        | 13.2                |     | 1   | 15   | 1  | 15.5 |      |
| $t_{sk(o)}$ |                 |             |                       |                          |                     |     | 1.5                                       |      | 1.5  |      | 1.5  |

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

## 6.11 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7-1](#))

| PARAMETER   | FROM (INPUT)    | TO (OUTPUT) | LOAD CAPACITANCE      | $T_A = 25^\circ\text{C}$ |                    |     | $-40^\circ\text{C to } +85^\circ\text{C}$ |      | $-40^\circ\text{C to } +125^\circ\text{C}$ |      | UNIT |
|-------------|-----------------|-------------|-----------------------|--------------------------|--------------------|-----|---|------|--|------|------|
|             |                 |             |                       | MIN                      | TYP                | MAX | MIN                                       | MAX  | MIN  | MAX  |      |
| $t_{pd}$    | D               | Q           | $C_L = 15 \text{ pF}$ | 4.1 <sup>(1)</sup>       | 7.2 <sup>(1)</sup> |     | 1   | 8.5  | 1  | 9.5  | ns   |
|             | LE              | Q           |                       | 4.5 <sup>(1)</sup>       | 7.2 <sup>(1)</sup> |     | 1   | 8.5  | 1  | 9.5  |      |
| $t_{en}$    | $\overline{OE}$ | Q           |                       | 4.5 <sup>(1)</sup>       | 8.1 <sup>(1)</sup> |     | 1   | 9.5  | 1  | 10.5 |      |
| $t_{dis}$   | $\overline{OE}$ | Q           |                       | 3.3 <sup>(1)</sup>       | 7.2 <sup>(1)</sup> |     | 1   | 8.5  | 1  | 9    |      |
| $t_{pd}$    | D               | Q           | $C_L = 50 \text{ pF}$ | 5.1                      | 9.2                |     | 1   | 10.5 | 1  | 11.5 | ns   |
|             | LE              | Q           |                       | 5.5                      | 9.2                |     | 1   | 10.5 | 1  | 11.5 |      |
| $t_{en}$    | $\overline{OE}$ | Q           |                       | 5.5                      | 10.1               |     | 1   | 11.5 | 1  | 12.5 |      |
| $t_{dis}$   | $\overline{OE}$ | Q           |                       | 4                        | 9.2                |     | 1   | 10.5 | 1  | 11   |      |
| $t_{sk(o)}$ |                 |             |                       |                          |                    |     | 1   |      | 1  |      | 1    |

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.



## 6.12 Noise Characteristics

$V_{CC} = 5\text{ V}$ ,  $C_L = 50\text{ pF}$ ,  $T_A = 25^\circ\text{C}$ <sup>(1)</sup>

| PARAMETER   |  | SN74LV373A |      |      | UNIT |
|-------------|--|------------|------|------|------|
|             |  | MIN        | TYP  | MAX  |      |
| $V_{OL(P)}$ | Quiet output, maximum dynamic $V_{OL}$ |            | 0.6  | 0.8  | V    |
| $V_{OL(V)}$ | Quiet output, minimum dynamic $V_{OL}$ |            | -0.6 | -0.8 | V    |
| $V_{OH(V)}$ | Quiet output, minimum dynamic $V_{OH}$ |            | 2.9  |      | V    |
| $V_{IH(D)}$ | High-level dynamic input voltage       | 2.31       |      |      | V    |
| $V_{IL(D)}$ | Low-level dynamic input voltage        |            |      | 0.99 | V    |

(1) Characteristics are for surface-mount packages only.

## 6.13 Operating Characteristics

$T_A = 25^\circ\text{C}$

| PARAMETER |                               |                 | TEST CONDITIONS      |                     | $V_{CC}$ | TYP  | UNIT |
|-----------|-------------------------------|-----------------|----------------------|---------------------|----------|------|------|
| $C_{pd}$  | Power dissipation capacitance | Outputs enabled | $C_L = 50\text{ pF}$ | $f = 10\text{ MHz}$ | 3.3 V    | 17.4 | pF   |
|           |                               |                 |                      |                     | 5 V      | 19.5 |      |

## 6.14 Typical Characteristics




图 6-1. TPD vs Temperature at 5 V





图 6-2. TPD vs  $V_{CC}$  at 25°C

## 7 Parameter Measurement Information

### 7.1



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 3\text{ ns}$ ,  $t_f \leq 3\text{ ns}$ .  
 D. The outputs are measured one at a time, with one input transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .  
 H. All parameters and waveforms are not applicable to all devices.

图 7-1. Load Circuit and Voltage Waveforms

## 8 Detailed Description

### 8.1 Overview

The SN74LV373A device is an octal transparent D-type latch designed for 2 V to 5.5 V  $V_{CC}$  operation.

When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.


At power-up, the state of the Q outputs are not predictable until the first valid clock.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pull-up components.

$\overline{OE}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

- Wide operating voltage range
  - Operates from 2 V to 5.5 V
- Allows down-voltage translation
  - Inputs accept voltages to 5.5 V
- Slow edges reduce output ringing

### 8.4 Device Functional Modes

表 8-1 shows the functional modes of SN74LV373A.

表 8-1. Function Table  
(Each Latch)

| INPUTS |    |   | OUTPUT |
|--------|----|---|--------|
| OE     | LE | D | Q      |
| L      | H  | H | H      |
| L      | H  | L | L      |
| L      | L  | X | $Q_0$  |
| H      | X  | X | Z      |

## Application and Implementation

### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74LV540A device is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are tolerant to 5.5 V at any valid  $V_{CC}$ . This feature makes it ideal for translating down to the  $V_{CC}$  level. 图 9-2 shows the reduction in ringing compared to higher drive parts such as AC.

### 9.2 Typical Application




图 9-1. Typical Application Schematic


#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- Recommended Input Conditions
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the 表 6.3.
  - For specified High and low levels, see  $V_{IH}$  and  $V_{IL}$  in the 表 6.3.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- Recommend Output Conditions
  - Load currents should not exceed 35 mA per output and 70 mA total for the part.
  - Outputs should not be pulled above  $V_{CC}$ .

### 9.2.3 Application Curves



### Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the [Table 6.3](#) table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu\text{F}$  is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu\text{F}$  or 0.022  $\mu\text{F}$  is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu\text{F}$  and 1  $\mu\text{F}$  are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

## 9 Layout

### 9.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in [图 9-1](#) are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

### 9.2 Layout Example




图 9-1. Layout Diagram

## 10 Device and Documentation Support

### 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.2 Community Resources

### 10.3 Trademarks

所有商标均为其各自所有者的财产。

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| SN74LV373ADBR    | ACTIVE        | SSOP         | DB              | 20   | 2000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | LV373A                  | <a href="#">Samples</a> |
| SN74LV373ADGVR   | ACTIVE        | TVSOP        | DGV             | 20   | 2000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | LV373A                  | <a href="#">Samples</a> |
| SN74LV373ADW     | ACTIVE        | SOIC         | DW              | 20   | 25          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | LV373A                  | <a href="#">Samples</a> |
| SN74LV373ADWR    | ACTIVE        | SOIC         | DW              | 20   | 2000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | LV373A                  | <a href="#">Samples</a> |
| SN74LV373ANSR    | ACTIVE        | SO           | NS              | 20   | 2000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 74LV373A                | <a href="#">Samples</a> |
| SN74LV373APW     | ACTIVE        | TSSOP        | PW              | 20   | 70          | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | LV373A                  | <a href="#">Samples</a> |
| SN74LV373APWR    | ACTIVE        | TSSOP        | PW              | 20   | 2000        | RoHS & Green    | NIPDAU   SN                          | Level-1-260C-UNLIM   | -40 to 125   | LV373A                  | <a href="#">Samples</a> |
| SN74LV373APWRG4  | ACTIVE        | TSSOP        | PW              | 20   | 2000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | LV373A                  | <a href="#">Samples</a> |
| SN74LV373APWT    | ACTIVE        | TSSOP        | PW              | 20   | 250         | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | LV373A                  | <a href="#">Samples</a> |
| SN74LV373ARGYR   | ACTIVE        | VQFN         | RGY             | 20   | 3000        | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 125   | LV373A                  | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN74LV373A :**

- Automotive : [SN74LV373A-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74LV373ADBR   | SSOP         | DB              | 20   | 2000 | 330.0              | 16.4               | 8.2     | 7.5     | 2.5     | 12.0    | 16.0   | Q1            |
| SN74LV373ADGVR  | TVSOP        | DGV             | 20   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |
| SN74LV373ADWR   | SOIC         | DW              | 20   | 2000 | 330.0              | 24.4               | 10.8    | 13.3    | 2.7     | 12.0    | 24.0   | Q1            |
| SN74LV373ANSR   | SO           | NS              | 20   | 2000 | 330.0              | 24.4               | 8.4     | 13.0    | 2.5     | 12.0    | 24.0   | Q1            |
| SN74LV373APWR   | TSSOP        | PW              | 20   | 2000 | 330.0              | 16.4               | 6.95    | 7.1     | 1.6     | 8.0     | 16.0   | Q1            |
| SN74LV373APWR   | TSSOP        | PW              | 20   | 2000 | 330.0              | 16.4               | 6.95    | 7.0     | 1.4     | 8.0     | 16.0   | Q1            |
| SN74LV373APWRG4 | TSSOP        | PW              | 20   | 2000 | 330.0              | 16.4               | 6.95    | 7.1     | 1.6     | 8.0     | 16.0   | Q1            |
| SN74LV373APWT   | TSSOP        | PW              | 20   | 250  | 330.0              | 16.4               | 6.95    | 7.1     | 1.6     | 8.0     | 16.0   | Q1            |
| SN74LV373ARGYR  | VQFN         | RGY             | 20   | 3000 | 330.0              | 12.4               | 3.8     | 4.8     | 1.6     | 8.0     | 12.0   | Q1            |

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LV373ADBR   | SSOP         | DB              | 20   | 2000 | 356.0       | 356.0      | 35.0        |
| SN74LV373ADGVR  | TVSOP        | DGV             | 20   | 2000 | 356.0       | 356.0      | 35.0        |
| SN74LV373ADWR   | SOIC         | DW              | 20   | 2000 | 367.0       | 367.0      | 45.0        |
| SN74LV373ANSR   | SO           | NS              | 20   | 2000 | 367.0       | 367.0      | 45.0        |
| SN74LV373APWR   | TSSOP        | PW              | 20   | 2000 | 364.0       | 364.0      | 27.0        |
| SN74LV373APWR   | TSSOP        | PW              | 20   | 2000 | 356.0       | 356.0      | 35.0        |
| SN74LV373APWRG4 | TSSOP        | PW              | 20   | 2000 | 356.0       | 356.0      | 35.0        |
| SN74LV373APWT   | TSSOP        | PW              | 20   | 250  | 356.0       | 356.0      | 35.0        |
| SN74LV373ARGYR  | VQFN         | RGY             | 20   | 3000 | 356.0       | 356.0      | 35.0        |

**TUBE**


\*All dimensions are nominal

| Device       | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|--------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN74LV373ADW | DW           | SOIC         | 20   | 25  | 507    | 12.83  | 5080   | 6.6    |
| SN74LV373APW | PW           | TSSOP        | 20   | 70  | 530    | 10.2   | 3600   | 3.5    |



# EXAMPLE BOARD LAYOUT

DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4214851/B 08/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4214851/B 08/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194

## GENERIC PACKAGE VIEW


**RGY 20**

**VQFN - 1 mm max height**


3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4225264/A



4225320/A 09/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

RGY0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**LAND PATTERN EXAMPLE**  
EXPOSED METAL SHOWN  
SCALE:18X



**SOLDER MASK DETAILS**

4225320/A 09/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RGY0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 21  
78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:20X

4225320/A 09/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

# DW0020A



# PACKAGE OUTLINE

## SOIC - 2.65 mm max height

SOIC



4220724/A 05/2016

**NOTES:**

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT

DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



PW0020A



# PACKAGE OUTLINE

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220206/A 02/2017

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220206/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate design.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司