

THS7372

ZHCS412-AUGUST 2011

具有一个 CVBS 和 3 个全高清滤波器和6dB 增益的 4 通道视频放大器 查询样品: TH\$7372

特性

- 一个用于CVBS视频的 SDTV 视频放大器
- 3 个固定 全高清 1080p60 过滤器用于 Y'/P'_B/P'_R,
 G'B'R',或者计算机 RGB 输出
- 六阶低通滤波器:
 - SD 通道: 在 9.5 MHz下,--3 dB
 - 固定全高清通道:在 72 MHz下, -3 dB
- 多用输入变压:
 - 具有 300-mV 输出漂移的 DC 耦合输入
 - 具有同步顶端箝位或偏压的AC耦合电路
- 内置 6-dB 增益 (2 V/V)
- +2.7-V 至 +5-V 单电源操作
- 轨至轨输出:
 - 自轨道 100 mV 之内的输出摆幅: 允许AC或者DC输出耦合
 - 支持驱动 2 个视频线路/通道
- 低总静态电流: 在 3 V 电压下 3.5 mA
- 停用电源电流功能: 0.1 µA
- 低差分增益/相位: 0.2%/0.35°
- RoHS-符合 TSSOP-14 封装

应用范围

5

- 机顶盒输出视频缓冲
- PVR/DVDR Output Buffering
- 蓝光™ 输出视频缓冲

说明

使用革命性的, 硅-锗(SiGe) BiCom3X 互补过程制造, THS7372是一款低功耗, 单电源, 2.7-V 至 5-V, 4 通道 集成视频缓冲器。 它包含一个SDTV 过滤器和3个固定 全高清 (真高清) HDTV过滤器。 所有滤波器特有六阶 巴特沃斯 (Butterworth) 特性,可用作模数转化 器 (DAC) 重构过滤器或模数转换器 (ADC) 图形保真 滤波器。

THS7372有灵活输入耦合能力,并能被设置用于ac或 者dc耦合输入。300-mV输出水平偏移允许具有0-V输 入的全同步动态输出范围。AC-耦合模式包含一个透 明同步顶端箝位电路以提供 CVBS, Y',和 G'B'R' 信 号。可通过添加一个外部电阻到 V_{S+}来很容易地实现 对P'_B/P'_R的AC耦合偏压。

THS7372是大范围视频缓冲应用的理想选择。 它的具 有6-dB增益的轨到轨输出阶段允许ac和dc线路驱动。 能驱动双线路,或者 75-Ω 负载, 允许作为视频线路驱 动器的最大灵活性 在 3.3 V 和 0.1 μA (关闭模式) 下 的23.4-mA 总静态电压使它非常适合必须满足功率敏 感的系统。 能源之星[®]标准。

THS7372的封装方式为TSSOP-14 无铅和环保 (RoHS-符合)封装方式。



单电源, DC-输入/DC-输出耦合视频音频线路驱动器

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

蓝光 is a trademark of Blu-ray Disc Association (BDA). 能源之星 is a registered trademark of Energy Star.

胞線之生 is a registered trademark of Energy Star. Macrovision is a registered trademark of Macrovision Corporation.

All other trademarks are the property of their respective owners.

THS7372



ZHCS412-AUGUST 2011

www.ti.com.cn



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION (7/2)						
PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING	TRANSPORT MEDIA, QUANTITY	ECO STATUS ⁽²⁾	
THS7372IPW			TU07270	Rails, 90	Dh Fran Craan	
THS7372IPWR	1550P-14	PW	PW THS7372		PD-Flee, Gleen	

PACKAGE/ORDERING INFORMATION⁽¹⁾⁽²⁾

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

(2) These packages conform to Lead (Pb)-free and green manufacturing specifications. Additional details including specific material content can be accessed at www.ti.com/leadfree.

GREEN: TI defines Green to mean Lead (Pb)-Free and in addition, uses less package materials that do not contain halogens, including bromine (Br), or antimony (Sb) above 0.1% of total product weight. N/A: Not yet available Lead (Pb)-Free; for estimated conversion dates, go to www.ti.com/leadfree. Pb-FREE: TI defines Lead (Pb)-Free to mean RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and, if designed to be soldered, suitable for use in specified lead-free soldering processes.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range, unless otherwise noted.

		THS7372	UNIT
Supply voltage, V _{S+} to GND		5.5	V
Input voltage, VI		–0.4 to V _{S+}	V
Output current, Ic)	±90	mA
Continuous power dissipation See Thermal Information			
Maximum junction temperature, any condition ⁽²⁾ , T _J		+150	°C
Maximum junction temperature, continuous operation, long-term reliability ⁽³⁾ , T _J		+125	°C
Storage temperature range, T _{STG} -60 to -		-60 to +150	°C
	Human body model (HBM)	4000	V
ESD rating:	Charge device model (CDM)	1000	V
	Machine model (MM)	200	V

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) The absolute maximum junction temperature under any condition is limited by the constraints of the silicon process.

(3) The absolute maximum junction temperature for continuous operation is limited by the package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, V _{S+}	2.7		5	V
Ambient temperature, T _A	-40		+85	°C



www.ti.com.cn

ELECTRICAL CHARACTERISTICS: V_{S+} = +3.3 V

At T_A = +25°C, R_L = 150 Ω to GND, and dc-coupled input/output, unless otherwise noted.

		THS7372			TEST	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	LEVEL ⁽¹⁾
AC PERFORMANCE: SD (CVBS)	CHANNEL					
Passband bandwidth	–1 dB; V_0 = 0.2 V_{PP} and 2 V_{PP}	6.6	8.2	10	MHz	В
Small- and large-signal bandwidth	–3 dB; V_0 = 0.2 V_{PP} and 2 V_{PP}	8	9.5	11	MHz	В
	With respect to 500 kHz ⁽²⁾ , $f = 6.75$ MHz	-0.9	0.2	1.2	dB	В
Altenuation	With respect to 500 kHz ⁽²⁾ , f = 27 MHz	42	54		dB	В
Group delay	f = 100 kHz		78		ns	С
Group delay variation	f = 5.1 MHz with respect to 100 kHz		11		ns	С
Channel-to-channel delay			0.3		ns	С
Differential gain	NTSC/PAL		0.2/0.35		%	С
Differential phase	NTSC/PAL		0.35/0.5		Degrees	С
Total harmonic distortion	f = 1 MHz, V _O = 1.4 V _{PP}		-69		dB	С
	100 kHz to 6 MHz, non-weighted		70		dB	С
Signal-to-noise ratio	100 kHz to 6 MHz, unified weighting		78		dB	С
	All channels, T _A = +25°C	5.7	6	6.3	dB	А
Gain	All channels, $T_A = -40^{\circ}C$ to $+85^{\circ}C$	5.65		6.35	dB	В
	f = 6.75 MHz		0.7		Ω	С
Output impedance	Disabled		20 3		kΩ∥pF	С
Return loss	f = 6.75 MHz		47		dB	С
Crosstalk	f = 1 MHz, SD channel to FHD channels		-82		dB	С
AC PERFORMANCE: FULL-HD (F	HD) CHANNELS					I
Passband bandwidth	-1 dB; V _O = 0.2 V _{PP} and 2 V _{PP}	53	60	66	MHz	В
Small- and large-signal bandwidth	-3 dB; V _O = 0.2 V _{PP} and 2 V _{PP}	60	72	83	MHz	В
A	With respect to 500 kHz ⁽²⁾ , f = 54 MHz	-0.5	0.6	2	dB	В
Attenuation	With respect to 500 kHz ^{(2)} , f = 148 MHz	33	40		dB	В
Group delay	f = 100 kHz		12		ns	С
Group delay variation	f = 54 MHz with respect to 100 kHz		4.5		ns	С
Channel-to-channel delay			0.3		ns	С
Total harmonic distortion	$f = 20 \text{ MHz}, V_0 = 1.4 V_{PP}$		-54		dB	С
	100 kHz to 60 MHz, non-weighted		60		dB	С
Signal-to-noise ratio	100 kHz to 60 MHz, , unified weighting		70		dB	С
	All channels, $T_A = +25^{\circ}C$	5.7	6	6.3	dB	А
Gain	All channels, $T_A = -40^{\circ}C$ to +85°C	5.65		6.35	dB	В
	f = 60 MHz		4		Ω	С
Output impedance	Disabled		2 3		kΩ ∥ pF	С
Return loss	f = 60 MHz		32		dB	С
	f = 6.75 MHz, FHD channels to SD channel		-68		dB	С
Crosstalk	f = 25 MHz, FHD to FHD channels		-54		dB	С

Test levels: (A) 100% tested at +25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization and simulation only. (C) Typical value only for information.
 3.3-V supply filter specifications are ensured by 100% testing at 5-V supply together with design and characterization.

TEXAS INSTRUMENTS

www.ti.com.cn

ZHCS412-AUGUST 2011

ELECTRICAL CHARACTERISTICS: $V_{S+} = +3.3 \text{ V}$ (continued)

At $T_A = +25^{\circ}C$, $R_L = 150 \ \Omega$ to GND, and dc-coupled input/output, unless otherwise noted.

		THS7372				теет
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	LEVEL ⁽¹⁾
DC PERFORMANCE						
	V _{IN} = 0 V, SD channel	200	305	400	mV	А
Blased output voltage	$V_{IN} = 0 V$, FHD channels	200	300	400	mV	А
Input voltage range	DC input, limited by output		-0.1/1.46		V	С
Sume tin clown chorge surrent	$V_{IN} = -0.1 V$, SD channel	140	200		μA	А
Sync-up clamp charge current	$V_{IN} = -0.1 V$, FHD channels	280	400		μA	А
Input impedance			800 2		kΩ pF	С
OUTPUT CHARACTERISTICS						
	$R_{L} = 150 \ \Omega \text{ to } +1.65 \ V$		3.15		V	С
	$R_L = 150 \Omega$ to GND	2.85	3.1		V	А
High output voltage swing	$R_L = 75 \Omega$ to +1.65 V		3.1		V	С
	$R_L = 75 \Omega$ to GND		3		V	С
	$R_L = 150 \Omega$ to +1.65 V (V _{IN} = -0.2 V)		0.06		V	С
	$R_L = 150 \ \Omega$ to GND ($V_{IN} = -0.2 \ V$)		0.05	0.12	V	А
Low output voltage swing	$R_L = 75 \ \Omega$ to +1.65 V (V _{IN} = -0.2 V)		0.1		V	С
	$R_L = 75 \ \Omega$ to GND ($V_{IN} = -0.2 \ V$)		0.05		V	С
Output current (sourcing)	$R_{L} = 10 \ \Omega \text{ to } +1.65 \text{ V}$		80		mA	С
Output current (sinking)	$R_{L} = 10 \Omega \text{ to } +1.65 \text{ V}$		70		mA	С
POWER SUPPLY						
Operating voltage		2.6	3.3	5.5	V	В
	$V_{IN} = 0 V$, all channels on	18.8	23.4	28.5	mA	А
	$V_{IN} = 0 V$, SD channel on, FHD channels off	5.6	6.9	9	mA	А
l'otal quiescent current, no load	$V_{IN} = 0 V$, SD channel off, FHD channels on	13.2	16.5	19.5	mA	А
	$V_{IN} = 0 V$, all channels off, $V_{DISABLE} = 3 V$		0.1	10	μA	А
Power-supply rejection ratio (PSRR)	At dc		52		dB	С
LOGIC CHARACTERISTICS ⁽³⁾						
V _{IH}	Disabled	1.6	1.4		V	А
V _{IL}	Enabled		0.75	0.6	V	А
I _{IH}	Applied voltage = 3.3 V		1		μA	С
IIL	Applied voltage = 0 V		1		μA	С
Disable time			200		ns	С
Enable time			250		ns	С

(3) The logic input pins default to a logic '0' condition when left floating.



www.ti.com.cn

ELECTRICAL CHARACTERISTICS: $V_{s+} = +5 V$

At T_A = +25°C, R_L = 150 Ω to GND, and dc-coupled input/output, unless otherwise noted.

PARAMETERTEST CONDITIONSMINTYPMAXUNITSLEVEL(1)AC PERFORMANCE: SD (CVBS) CHANNELPassband bandwidth $-1 dB; V_O = 0.2 V_{PP} and 2 V_{PP}$ 6.6 8.2 10 MHzBSmall- and large-signal bandwidth $-3 dB; V_O = 0.2 V_{PP} and 2 V_{PP}$ 8 9.5 11 MHzBAttenuationWith respect to 500 kHz , $f = 6.75 \text{ MHz}$ -0.9 0.25 1.2 dB AGroup delayf = 100 \text{ kHz}78nsCGroup delay variationf = 5.1 MHz with respect to 100 kHz 11 nsC
$\begin{tabular}{ c c c c c c c } \hline AC PERFORMANCE: SD (CVBS) CHANNEL \\ \hline Passband bandwidth & -1 dB; V_O = 0.2 V_{PP} and 2 V_{PP} & 6.6 & 8.2 & 10 & MHz & B \\ \hline Small- and large-signal bandwidth & -3 dB; V_O = 0.2 V_{PP} and 2 V_{PP} & 8 & 9.5 & 11 & MHz & B \\ \hline Attenuation & With respect to 500 kHz, f = 6.75 MHz & -0.9 & 0.25 & 1.2 & dB & A \\ \hline With respect to 500 kHz, f = 27 MHz & 42 & 54 & dB & A \\ \hline Group delay & f = 100 kHz & 78 & ns & C \\ \hline Group delay variation & f = 5.1 MHz with respect to 100 kHz & 11 & ns & C \\ \hline \end{tabular}$
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$
AttendationWith respect to 500 kHz, f = 27 MHz4254dBAGroup delay $f = 100 \text{ kHz}$ 78nsCGroup delay variation $f = 5.1 \text{ MHz}$ with respect to 100 kHz11nsC
Group delay f = 100 kHz 78 ns C Group delay variation f = 5.1 MHz with respect to 100 kHz 11 ns C
Group delay variation f = 5.1 MHz with respect to 100 kHz 11 ns C
Channel-to-channel delay 0.3 ns C
Differential gain NTSC/PAL 0.2/0.35 % C
Differential phase NTSC/PAL 0.35/0.5 Degrees C
Total harmonic distortion $f = 1 \text{ MHz}, V_O = 1.4 V_{PP}$ -71 dBC
100 kHz to 6 MHz, non-weighted 70 dB C
Signal-to-noise ratio 100 kHz to 6 MHz, unified weighting 78 dB C
All channels, $T_A = +25^{\circ}C$ 5.7 6 6.3 dB A
All channels, $T_A = -40^{\circ}C$ to $+85^{\circ}C$ 5.65 6.35 dB B
f = 6.75 MHz 0.7 Ω C
Disabled 20 3 kΩ pF C
Return loss f = 6.75 MHz 47 dB C
Crosstalk f = 1 MHz, SD channel to FHD channels –82 dB C
AC PERFORMANCE: FULL-HD (FHD) CHANNELS
Passband bandwidth $-1 \text{ dB}; \text{ V}_{\text{O}} = 0.2 \text{ V}_{\text{PP}}$ and 2 V_{PP} 53 60 66 MHz B
Small- and large-signal bandwidth -3 dB ; $V_0 = 0.2 \text{ V}_{PP}$ and 2 V_{PP} 60 72 83 MHz B
With respect to 500 kHz, f = 54 MHz -0.5 0.4 2 dB A
Attenuation With respect to 500 kHz, f = 148 MHz 33 40 dB A
Group delay f = 100 kHz 12 ns C
Group delay variation f = 54 MHz with respect to 100 kHz 4.5 ns C
Channel-to-channel delay 0.3 ns C
Total harmonic distortion $f = 20 \text{ MHz}, V_{O} = 1.4 V_{PP}$ -50 dB C
100 kHz to 60 MHz, non-weighted 60 dB C
Signal-to-noise ratio 100 kHz to 60 MHz, unified weighting 70 dB C
All channels, $T_A = +25^{\circ}C$ 5.7 6 6.3 dB A
Gain All channels, $T_A = -40^{\circ}$ C to $+85^{\circ}$ C 5.65 6.35 dB B
f = 60 MHz 4 Ω C
Output impedance Disabled 2 3 kΩ pF C
Return loss f = 60 MHz 32 dB C
f = 6.75 MHz, FHD channels to SD channel –68 dB C
Crosstalk f = 25 MHz, FHD channels to FHD channels –54 dB C
DC PERFORMANCE
V _{IN} = 0 V, SD channel 200 305 400 mV A
Biased output voltage V _{IN} = 0 V, FHD channels 200 300 400 mV A
Input voltage range DC input, limited by output -0.1/2.3 V C
V _{IN} = -0.1 V, SD channel 140 200 µA A
Sync-tip clamp charge current $V_{IN} = -0.1 \text{ V}$, FHD channels 280 400 μ A A
Input impedance 800 2 kΩ pF C

(1) Test levels: (A) 100% tested at +25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization and simulation only. (C) Typical value only for information.

Texas Instruments

www.ti.com.cn

ZHCS412-AUGUST 2011

ELECTRICAL CHARACTERISTICS: V_{S+} = +5 V (continued)

At $T_A = +25^{\circ}C$, $R_L = 150 \ \Omega$ to GND, and dc-coupled input/output, unless otherwise noted.

		THS7372			TEST	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	LEVEL ⁽¹⁾
OUTPUT CHARACTERISTICS						
	$R_L = 150 \ \Omega$ to +2.5 V		4.85		V	С
	$R_L = 150 \Omega$ to GND	4.4	4.75		V	А
High output voltage swing	$R_L = 75 \Omega$ to +2.5V		4.7		V	С
	$R_L = 75 \Omega$ to GND		4.5		V	С
	$\rm R_L$ = 150 Ω to +2.5 V (V_{IN} = -0.2 V)		0.06		V	С
	$R_L = 150 \ \Omega$ to GND ($V_{IN} = -0.2 \ V$)		0.05	0.12	V	А
Low output voltage swing	$R_L = 75 \Omega$ to +2.5 V ($V_{IN} = -0.2$ V)		0.1		V	С
	$R_L = 75 \ \Omega$ to GND ($V_{IN} = -0.2 \ V$)		0.05		V	С
Output current (sourcing)	$R_{L} = 10 \ \Omega \text{ to } +2.5 \text{ V}$		90		mA	С
Output current (sinking)	$R_{L} = 10 \ \Omega \text{ to } +2.5 \text{ V}$		85		mA	С
POWER SUPPLY						
Operating voltage		2.6	5	5.5	V	В
	$V_{IN} = 0 V$, all channels on	19.7	24.5	30.2	mA	А
Total quipagent ourrent, no load	$V_{IN} = 0 V$, SD channel on, FHD channels off	6	7.2	9.5	mA	А
Total quescent current, no load	$V_{IN} = 0 V$, SD channel off, FHD channels on	13.7	17.3	20.7	mA	А
	V_{IN} = 0 V, all channels off, $V_{DISABLE}$ = 3 V		1	10	μA	A
Power-supply rejection ratio (PSRR)	At dc		52		dB	С
LOGIC CHARACTERISTICS ⁽²⁾						
V _{IH}	Disabled	2.1	1.9		V	А
VIL	Enabled		1.2	1	V	А
l _{IH}	Applied voltage = 3.3 V		1		μA	С
IIL	Applied voltage = 0 V		1		μA	С
Disable time			150		ns	С
Enable time			200		ns	С

(2) The logic input pins default to a logic '0' condition when left floating.

THERMAL INFORMATION

		THS7372	
	THERMAL METRIC ⁽¹⁾	PW	UNITS
		14 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	134.4	
θ _{JC (top)}	Junction-to-case (top) thermal resistance	52.2	
θ_{JB}	Junction-to-board thermal resistance	64.3	°C 444
ΤιΨ	Junction-to-top characterization parameter	7.5	C/VV
ΨЈВ	Junction-to-board characterization parameter	63.7	
θ _{JC (bottom)}	Junction-to-case (bottom) thermal resistance	n/a	

(1) 有关传统和新的热度量的更多信息,请参阅 /C 封装热度量 应用报告 SPRA953。



ZHCS412-AUGUST 2011

PIN CONFIGURATION



NC = No connection.

TERMINAL FUNCTIONS

TERMINAL			
NAME	NO.	I/O	DESCRIPTION
CVBS IN	1	Ι	Standard-definition video input for CVBS signal; LPF = 9.5 MHz
CVBS OUT	14	0	Standard-definition video output for CVBS signal; LPF = 9.5 MHz
Disable CVBS	13	I	Disable standard definition channel. Logic high disables the SD channel and logic low enables the SD channel. This pin defaults to logic low if left open.
Disable FHD	11	I	Disable full high-definition channels. Logic high disables the FHD channels and logic low enables the FHD channels. This pin defaults to logic low if left open.
FHD1 IN	5	I	Full high-definition video input, channel 1; LPF = 72 MHz
FHD1 OUT	10	0	Full high-definition video output, channel 1; LPF = 72 MHz
FHD2 IN	6	Ι	Full high-definition video input, channel 2; LPF = 72 MHz
FHD2 OUT	9	0	Full high-definition video output, channel 2; LPF = 72 MHz
FHD3 IN	7	I	Full high-definition video input, channel 3; LPF = 72 MHz
FHD3 OUT	8	0	Full high-definition video output, channel 3; LPF = 72 MHz
GND	12	Ι	Ground pin for all internal circuitry
NC	2, 4	_	No internal connection; it is recommended to connect NC to GND
V _{S+}	3	I	Positive power-supply pin; connect to +2.7 V up to +5 V

TEXAS INSTRUMENTS

ZHCS412-AUGUST 2011

FUNCTIONAL BLOCK DIAGRAM

www.ti.com.cn





www.ti.com.cn

TYPICAL CHARACTERISTICS

Table 1. Table of Graphs: 3.3 V, Standard-Definition (SD) Channels

TITLE	FIGURE
SD Small-Signal Gain vs Frequency	Figure 1, Figure 2, Figure 9, Figure 10, Figure 11, Figure 12, Figure 13
SD Phase vs Frequency	Figure 3
SD Group Delay vs Frequency	Figure 4
SD Differential Gain	Figure 5
SD Differential Phase	Figure 6
SD Large-Signal Gain vs Frequency	Figure 7, Figure 8
SD THD vs Frequency	Figure 14
SD Large-Signal Pulse Response vs Time	Figure 15
SD Small-Signal Pulse Response vs Time	Figure 16
SD Slew Rate vs Output Voltage	Figure 17
SD Enable/Disable Response vs Time	Figure 18

Table 2. Table of Graphs: 3.3 V, Full HD (FHD) Channels

TITLE	FIGURE
FHD Small-Signal Gain vs Frequency	Figure 19, Figure 20, Figure 25, Figure 26, Figure 27, Figure 28, Figure 29
FHD Phase vs Frequency	Figure 21
FHD Group Delay vs Frequency	Figure 22
FHD Large-Signal Gain vs Frequency	Figure 23, Figure 24
FHD THD vs Frequency	Figure 30
FHD Large-Signal Pulse Response vs Time	Figure 31
FHD Small-Signal Pulse Response vs Time	Figure 32
FHD Slew Rate vs Output Voltage	Figure 33
FHD Enable/Disable Response vs Time	Figure 34
FHD Crosstalk	Figure 35
FHD to SD Crosstalk	Figure 36
SD to FHD Crosstalk	Figure 37

Texas Instruments

www.ti.com.cn

ZHCS412-AUGUST 2011

 Table 3. Table of Graphs: 5 V, Standard-Definition (SD) Channels

TITLE	FIGURE
SD Small-Signal Gain vs Frequency	Figure 38, Figure 39, Figure 46, Figure 47, Figure 48, Figure 49, Figure 50
SD Phase vs Frequency	Figure 40
SD Group Delay vs Frequency	Figure 41
SD Differential Gain	Figure 42
SD Differential Phase	Figure 43
SD Large-Signal Gain vs Frequency	Figure 44, Figure 45
SD THD vs Frequency	Figure 51
SD Large-Signal Pulse Response vs Time	Figure 52
SD Small-Signal Pulse Response vs Time	Figure 53
SD Slew Rate vs Output Voltage	Figure 54
SD Enable/Disable Response vs Time	Figure 55

Table 4. Table of Graphs: 5 V, Full HD (FHD) Channels

TITLE	FIGURE
FHD Small-Signal Gain vs Frequency	Figure 56, Figure 57, Figure 58, Figure 59, Figure 60, Figure 61, Figure 62
FHD Phase vs Frequency	Figure 63
FHD Group Delay vs Frequency	Figure 64
FHD Large-Signal Gain vs Frequency	Figure 65, Figure 66
FHD Slew Rate vs Output Voltage	Figure 67
FHD THD vs Frequency	Figure 68
FHD Large-Signal Pulse Response vs Time	Figure 69
FHD Small-Signal Pulse Response vs Time	Figure 70
FHD Enable/Disable Response vs Time	Figure 71
FHD Crosstalk	Figure 72
FHD to SD Crosstalk	Figure 73
SD to FHD Crosstalk	Figure 74



www.ti.com.cn

innels

TITLE	FIGURE
SD Output Impedance vs Frequency	Figure 75
SD S22 Output Return Loss vs Frequency	Figure 76
SD Disabled Output Impedance vs Frequency	Figure 77
SD PSRR vs Frequency	Figure 78

Table 6. Table of Graphs: General Full HD (FHD) Channels

TITLE	FIGURE
FHD Output Impedance vs Frequency	Figure 79
FHD S22 Output Return Loss vs Frequency	Figure 80
FHD Disabled Output Impedance vs Frequency	Figure 81
FHD PSRR vs Frequency	Figure 82

Texas NSTRUMENTS

ZHCS412-AUGUST 2011

www.ti.com.cn **TYPICAL CHARACTERISTICS: 3.3 V, Standard-Definition (SD) Channels** With load = 150 Ω || 10 pF, dc-coupled input and output, unless otherwise noted. SD SMALL-SIGNAL GAIN vs FREQUENCY SD SMALL-SIGNAL GAIN vs FREQUENCY 10 6.5 $R_L = 150 \Omega$ $R_L = 150 \Omega$ $R_L = 75 \Omega$ $R_{L} = 75 \Omega$ 6 0 5.5 -10 5 Gain (dB) Gain (dB) -20 4.5 -30 4 V_{S+} = 3.3 V Load = R_L || 10 pF V**s+** = 3.3 V -40 Load = R_L || 10 pF 3.5 $V_{OUT} = 200 \text{ mV}_{PP}$ $V_{OUT} = 200 \text{ mV}_{PP}$ -50 Input Bias = 0.65 Vpc Input Bias = 0.65 Vpc 3 DC-Coupled Output DC-Coupled Output -60 L 100k 2.5 100k 1M 10M 1M 100M 1G 10M 100M Frequency (Hz) Frequency (Hz) Figure 1. Figure 2. SD PHASE vs FREQUENCY SD GROUP DELAY vs FREQUENCY 45 130 $R_L = 150 \ \Omega$ V**s+** = 3.3 V $R_L = 150 \ \Omega$ 0 R_L = 75 Ω Load = R_L || 10 pF R_L = 75 Ω 120 $V_{OUT} = 200 \text{ mV}_{PP}$ -45 Input Bias = 0.65 Vpc 110 DC-Coupled Output -90 Group Delay (ns) Phase (°) 100 -135 -180 90 -225 Vs+ = 3.3 V 80 Load = $R_L \parallel 10 \text{ pF}$ Vout = 200 mV_{PP} Input Bias = 0.65 V_{DC} -270 70 -315 **DC-Coupled Output** -360 L 100k 60 L 100k 1M 10M 100M 1M 10M 100M Frequency (Hz) Frequency (Hz) Figure 3. Figure 4. SD DIFFERENTIAL GAIN SD DIFFERENTIAL PHASE 0.05 0.5 V_{S+} = 3.3 V 0.45 0 0.4 -0.05 Differential Phase (°) NTSC Differential Gain (%) 0.35 -0.1 PAL 0.3 -0.15 0.25 NTSC -0.2 PAL 0.2 -0.25 0.15 -0.3 0.1 -0.35 0.05 $V_{S+} = 3.3 V$ -0.4 0 1st 2nd 3rd 4th 5th 6th 1st 2nd 3rd 4th 5th 6th Steps Steps Figure 5. Figure 6.



EXAS NSTRUMENTS

www.ti.com.cn

ZHCS412-AUGUST 2011

TYPICAL CHARACTERISTICS: 3.3 V, Standard-Definition (SD) Channels (continued)

With load = 150 Ω || 10 pF, dc-coupled input and output, unless otherwise noted.























Texas Instruments

www.ti.com.cn

TYPICAL CHARACTERISTICS: 3.3 V, Standard-Definition (SD) Channels (continued)

2

With load = 150 Ω || 10 pF, dc-coupled input and output, unless otherwise noted.







SD SMALL-SIGNAL PULSE RESPONSE vs TIME







0.65 1.9 Input $t_R/t_F = 1$ ns 1.8 Input Waveforms 0.55 Input Voltage (V) 0.45 1.7 Output 0.35 1.6 Waveforms Input $t_{\rm R}/t_{\rm F} = 120$ ns 1.5 0.25 Input $t_R/t_F = 1$ ns V_{S+} = 3.3 V 1.4 -200 0 200 400 600 800 Time (ns) G010 Figure 16.





Figure 18.





THS7372

www.ti.com.cn



ÈXAS NSTRUMENTS

www.ti.com.cn

TYPICAL CHARACTERISTICS: 3.3 V, Full HD (FHD) Channels (continued)

With load = 150 Ω || 5 pF, dc-coupled input and output, unless otherwise noted.

FHD SMALL-SIGNAL GAIN vs FREQUENCY















FHD SMALL-SIGNAL GAIN vs FREQUENCY









Figure 30.



THS7372

ZHCS412-AUGUST 2011





(1) Measured at victim-channel output connector relative to aggressor-channel output connector.

TEXAS INSTRUMENTS

www.ti.com.cn

ZHCS412-AUGUST 2011

TYPICAL CHARACTERISTICS: 3.3 V, Full HD (FHD) Channels (continued)

With load = 150 $\Omega \parallel$ 5 pF, dc-coupled input and output, unless otherwise noted.



(2) Measured at victim-channel output connector relative to aggressor-channel output connector.



ZHCS412-AUGUST 2011



NSTRUMENTS www.ti.com.cn

ÈXAS



TYPICAL CHARACTERISTICS: 5 V, Standard-Definition (SD) Channels (continued)

With load = 150 Ω || 10 pF, dc-coupled input and output, unless otherwise noted.











SD SMALL-SIGNAL GAIN vs FREQUENCY









XAS **ISTRUMENTS**

www.ti.com.cn

ZHCS412-AUGUST 2011

1.1

1

0.9 S

Input $t_R/t_F = 120$ ns

Input Waveforms

TYPICAL CHARACTERISTICS: 5 V, Standard-Definition (SD) Channels (continued)

2.7

2.6

2.5

With load = 150 Ω || 10 pF, dc-coupled input and output, unless otherwise noted.







SD SMALL-SIGNAL PULSE RESPONSE vs TIME









Input Voltage 2.4 0.8 2.3 0.7 Input $t_{\rm R}/t_{\rm F} = 120$ ns 2.2 0.6 Input $t_R/t_F = 1$ ns V_{S+} = 5 V Output Waveforms 2.1 0.5 1000 -200 0 200 400 600 800 Time (ns) G011 Figure 53.

Input $t_{\rm R}/t_{\rm F} = 1$ ns



Figure 55.

EXAS NSTRUMENTS

www.ti.com.cn





Group Delay (ns)

6 L 1M

ZHCS412-AUGUST 2011

TYPICAL CHARACTERISTICS: 5 V, Full HD (FHD) Channels (continued)

With load = 150 $\Omega \parallel$ 5 pF, dc-coupled input and output, unless otherwise noted.

FHD SMALL-SIGNAL GAIN vs FREQUENCY

FHD PHASE vs FREQUENCY







Input Bias = 1 V_{DC} DC-Coupled Output 10M 100M 1G Frequency (Hz)

Figure 64.





FHD LARGE-SIGNAL GAIN vs FREQUENCY



FHD SLEW RATE vs OUTPUT VOLTAGE



Texas Instruments

www.ti.com.cn

ZHCS412 - AUGUST 2011



(1) Measured at victim-channel output connector relative to aggressor-channel output connector.

Figure 72.

Figure 73.



TYPICAL CHARACTERISTICS: 5 V, Full HD (FHD) Channels (continued)

With load = 150 $\Omega \parallel$ 5 pF, dc-coupled input and output, unless otherwise noted.



(2) Measured at victim-channel output connector relative to aggressor-channel output connector.

Texas Instruments

www.ti.com.cn

ZHCS412-AUGUST 2011

TYPICAL CHARACTERISTICS: General Standard-Definition (SD) Channels

With load = 150 Ω || 10 pF, dc-coupled input and output, unless otherwise noted.



SD S22 OUTPUT RETURN LOSS vs FREQUENCY





SD DISABLED OUTPUT IMPEDANCE vs FREQUENCY



70 V_{S+} = 3.3 V to 5 V Power-Supply Rejection Ratio (dB) 60 50 40 30 20 10 0 L 10k 100k 1M 10M 100M Frequency (Hz) Figure 78.

SD PSRR vs FREQUENCY







APPLICATION INFORMATION

The THS7372 is targeted for four-channel video output applications that require one standard-definition (SD) video output buffer and three full-high definition (FHD) video output buffers. Although it can be used for numerous other applications, the needs and requirements of the video signal are the most important design parameters of the THS7372. Built on the revolutionary, complementary Silicon Germanium (SiGe) BiCom3X process, the THS7372 incorporates many features not typically found in integrated video parts while consuming very low power. The THS7372 includes the following features:

- Single-supply 2.7-V to 5-V operation with low total quiescent current of 23.4 mA at 3.3 V and 24.5 mA at 5 V
- Disable mode allows for shutting down individual SD/FHD blocks of amplifiers to save system power in power-sensitive applications
- Input configuration accepting dc + level shift, ac sync-tip clamp, or ac-bias
 - AC-biasing is allowed with the use of external pull-up resistors to the positive power supply
- Sixth-order, low-pass filter for DAC reconstruction or ADC image rejection:
 - 9.5 MHz for NTSC, PAL, SECAM, and composite video (CVBS) signals
 - 72 MHz for 1080p60 Y'/P' B/P'R or G'B'R' signals
- Individually-controlled Disable mode shuts down all amplifiers in each SD/FHD block to reduce quiescent current to 0.1 μA
- Internally-fixed gain of 2-V/V (+6-dB) buffer that can drive two video lines with dc-coupling or traditional ac-coupling
- Flow-through configuration using a TSSOP-14 package that complies with the latest lead-free (RoHS-compatible) and green manufacturing requirements

OPERATING VOLTAGE

The THS7372 is designed to operate from 2.7 V to 5 V over the -40° C to $+85^{\circ}$ C temperature range. The impact on performance over the entire temperature range is negligible as a result of the implementation of thin film resistors and high-quality, low-temperature coefficient capacitors. The design of the THS7372 allows operation down to 2.6 V, but it is recommended to use at least a 3-V supply to ensure that no issues arise with headroom or clipping with 100% color-saturated CVBS signals. If only 75% color saturated CVBS is supported, then the output voltage requirements are reduced to 2 V_{PP} on the output, allowing a 2.7-V supply to be utilized without issues.

A 0.1- μ F to 0.01- μ F capacitor should be placed as close as possible to the power-supply pins. Failure to do so may result in the THS7372 outputs ringing or oscillating. Additionally, a large capacitor (such as 22 μ F to 100 μ F) should be placed on the power-supply line to minimize interference with 50-/60-Hz line frequencies.

INPUT VOLTAGE

The THS7372 input range allows for an input signal range from -0.2 V to approximately (V_{S+} -1.5 V). However, because of the internal fixed gain of 2 V/V (+6 dB) and the internal input level shift of 150 mV (typical), the output is generally the limiting factor for the allowable linear input range. For example, with a 5-V supply, the linear input range is from -0.2 V to 3.5 V. However, because of the gain and level shift, the linear output range limits the allowable linear input range to approximately -0.1 V to 2.3 V.



INPUT OVERVOLTAGE PROTECTION

The THS7372 is built using a very high-speed, complementary, bipolar, and CMOS process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the Absolute Maximum Ratings table. All input and output device pins are protected with internal ESD protection diodes to the power supplies, as shown in Figure 83.



Figure 83. Internal ESD Protection

These diodes provide moderate protection to input overdrive voltages above and below the supplies as well. The protection diodes can typically support 30 mA of continuous current when overdriven.

TYPICAL CONFIGURATION AND VIDEO TERMINOLOGY

A typical application circuit using the THS7372 as a video buffer is shown in Figure 84. It shows a DAC or encoder driving the input channels of the THS7372. The SD channel (CVBS IN pin) can be used for NTSC, PAL, or SECAM signals. The other three channels are the component video $Y'/P'_B/P'_R$ (sometimes labeled Y'U'V' or incorrectly labeled Y'/C'_B/C'_R) signals. These signals are typically 480i, 576i, 480p, 576p, 720p, 1080i, or up to 1080p60 signals.

Note that the Y' term is used for the luma channels throughout this document rather than the more common luminance (Y) term. This usage accounts for the definition of luminance as stipulated by the International Commission on Illumination (CIE). Video departs from true luminance because a nonlinear term, gamma, is added to the true RGB signals to form R'G'B' signals. These R'G'B' signals are then used to mathematically create luma (Y'). Thus, luminance (Y) is not maintained, providing a difference in terminology.



Figure 84. Typical Four-Channel System Inputs from DC-Coupled Encoder/DAC with DC-Coupled Line Driving



www.ti.com.cn

R'G'B' (commonly mislabeled *RGB*) is also called G'B'R' (again commonly mislabeled as *GBR*) in professional video systems. The Society of Motion Picture and Television Engineers (SMPTE) component standard stipulates that the luma information is placed on the first channel, the blue color difference is placed on the second channel, and the red color difference signal is placed on the third channel. This practice is consistent with the Y'/P'_B/P'_R nomenclature. Because the luma channel (Y') carries the sync information and the green channel (G') also carries the sync information, it makes logical sense that G' be placed first in the system. Because the blue color difference channel (P'_B) is next and the red color difference channel (P'_R) is last, then it also makes logical sense to place the B' signal on the second channel and the R' signal on the third channel, respectfully. Thus, hardware compatibility is better achieved when using G'B'R' rather than R'G'B'. Note that for many G'B'R' systems, sync is embedded on all three channels, but this configuration may not always be the case in all systems.

INPUT MODE OF OPERATION: DC

The inputs to the THS7372 allow for both ac- and dc-coupled inputs. Many DACs or video encoders can be dc-connected to the THS7372. One of the drawbacks to dc-coupling arises when 0 V is applied to the input. Although the input of the THS7372 allows for a 0-V input signal without issue, the output swing of a traditional amplifier cannot yield a 0-V signal, resulting in possible clipping. This limitation is true for any single-supply amplifier because of the characteristics of the output transistors. Neither CMOS nor bipolar transistors can achieve 0 V while sinking current. This transistor characteristic is also the same reason why the highest output voltage is always less than the power-supply voltage when sourcing current.

This output clipping can reduce the sync amplitudes (both horizontal and vertical sync) on the video signal. A problem occurs if the video signal receiver uses an automatic gain control (AGC) loop to account for losses in the transmission line. Some video AGC circuits derive gain from the horizontal sync amplitude. If clipping occurs on the sync amplitude, then the AGC circuit can increase the gain too much—resulting in too much luma and/or chroma amplitude gain correction. This correction may result in a picture with an overly bright display with too much color saturation.

Other AGC circuits use the chroma burst amplitude for amplitude control; reduction in the sync signals does not alter the proper gain setting. However, it is good engineering design practice to ensure that saturation/clipping does not take place. Transistors always take a finite amount of time to come out of saturation. This saturation could possibly result in timing delays or other aberrations on the signals.

To eliminate saturation or clipping problems, the THS7372 has a 150-mV input level shift feature. This feature takes the input voltage and adds an internal +150-mV shift to the signal. Because the THS7372 also has a gain of 6 dB (2 V/V), the resulting output with a 0-V applied input signal is approximately 300 mV. The THS7372 rail-to-rail output stage can create this output level while connected to a typical video load. This configuration ensures that no saturation or clipping of the sync signals occur. This shift is constant, regardless of the input signal. For example, if a 1-V input is applied, the output is 2.3 V.

Because the internal gain is fixed at +6 dB, the gain dictates what the allowable linear input voltage range can be without clipping concerns. For example, if the power supply is set to 3 V, the maximum output is approximately 2.9 V while driving a significant amount of current. Thus, to avoid clipping, the allowable input is ([2.9 V/2] - 0.15 V) = 1.3 V. This range is valid for up to the maximum recommended 5-V power supply that allows approximately a ([4.9 V/2] - 0.15 V) = 2.3 V input range while avoiding clipping on the output.



The input impedance of the THS7372 in this mode of operation is dictated by the internal, $800-k\Omega$ pull-down resistor, as shown in Figure 85. Note that the internal voltage shift does not appear at the input pin; it only shows at the output pin.



Figure 85. Equivalent DC Input Mode Circuit

INPUT MODE OF OPERATION: AC SYNC TIP CLAMP

Some video DACs or encoders are not referenced to ground but rather to the positive power supply. The resulting video signals are generally at too great a voltage for a dc-coupled video buffer to function properly. To account for this scenario, the THS7372 incorporates a sync-tip clamp circuit. This function requires a capacitor (nominally 0.1 μ F) to be in series with the input. Although the term *sync-tip-clamp* is used throughout this document, it should be noted that the THS7372 would probably be better termed as a *dc restoration circuit* based on how this function is performed. This circuit is an active clamp circuit and not a passive diode clamp function.

The input to the THS7372 has an internal control loop that sets the lowest input applied voltage to clamp at ground (0 V). By setting the reference at 0 V, the THS7372 allows a dc-coupled input to also function. Therefore, the sync-tip-clamp (STC) is considered transparent because it does not operate unless the input signal goes below ground. The signal then goes through the same 150-mV level shifter, resulting in an output voltage low level of 300 mV. If the input signal tries to go below 0 V, the THS7372 internal control loop sources up to 6 mA of current to increase the input voltage level on the THS7372 input side of the coupling capacitor. As soon as the voltage goes above the 0-V level, the loop stops sourcing current and becomes very high impedance.

One of the concerns about the sync-tip-clamp level is how the clamp reacts to a sync edge that has overshoot—common in VCR signals, noise, DAC overshoot, or reflections found in poor printed circuit board (PCB) layouts. Ideally, the STC should not react to the overshoot voltage of the input signal. Otherwise, this response could result in clipping on the rest of the video signal because it may raise the bias voltage too much.



www.ti.com.cn

To help minimize this input signal overshoot problem, the control loop in the THS7372 has an internal low-pass filter, as shown in Figure 86. This filter reduces the response time of the STC circuit. This delay is a function of how far the voltage is below ground, but in general it is approximately a 400-ns delay for the SD channel filters and approximately a 150-ns delay for the FHD filters. The effect of this filter is to slow down the response of the control loop so as not to clamp on the input overshoot voltage but rather the flat portion of the sync signal.



Figure 86. Equivalent AC Sync-Tip-Clamp Input Circuit

As a result of this delay, sync may have an apparent voltage shift. The amount of shift depends on the amount of droop in the signal as dictated by the input capacitor and the STC current flow. Because sync is used primarily for timing purposes with syncing occurring on the edge of the sync signal, this shift is transparent in most systems.

While this feature may not fully eliminate overshoot issues on the input signal, in cases of extreme overshoot and/or ringing, the STC system should help minimize improper clamping levels. As an additional method to help minimize this issue, an external capacitor (for example, 10 pF to 47 pF) to ground in parallel with the external termination resistors can help filter overshoot problems.

It should be noted that this STC system is dynamic and does not rely upon timing in any way. It only depends on the voltage that appears at the input pin at any given point in time. The STC filtering helps minimize level shift problems associated with switching noises or very short spikes on the signal line. This architecture helps ensure a very robust STC system.

When the ac STC operation is used, there must also be some finite amount of discharge bias current. As previously described, if the input signal goes below the 0-V clamp level, the internal loop of the THS7372 sources current to increase the voltage appearing at the input pin. As the difference between the signal level and the 0-V reference level increases, the amount of source current increases proportionally—supplying up to 6 mA of current. Thus, the time to re-establish the proper STC voltage can be very fast. If the difference is very small, then the source current is also very small to account for minor voltage droop.

However, what happens if the input signal goes above the 0-V input level? The problem is that the video signal is always above this level and must not be altered in any way. Thus, if the sync level of the input signal is above this 0-V level, then the internal discharge (sink) current reduces the ac-coupled bias signal to the proper 0-V level.

This discharge current must not be large enough to alter the video signal appreciably or picture quality issues may arise. This effect is often seen by looking at the tilt (droop) of a constant luma signal being applied and the resulting output level. The associated change in luma level from the beginning and end of the video line is the amount of line tilt (droop).

If the discharge current is very small, the amount of tilt is very low, which is a generally a good thing. However, the amount of time for the system to capture the sync signal could be too long. This effect is also termed *hum rejection*. Hum arises from the ac line voltage frequency of 50 Hz or 60 Hz. The value of the discharge current and the ac-coupling capacitor combine to dictate the hum rejection and the amount of line tilt.



To allow for both dc- and ac-coupling in the same part, the THS7372 incorporates an 800-k Ω resistor to ground. Although a true constant current sink is preferred over a resistor, there can be issues when the voltage is near ground. This configuration can cause the current sink transistor to saturate and cause potential problems with the signal. The 800-k Ω resistor is large enough to not impact a dc-coupled DAC termination. For discharging an ac-coupled source, Ohm's Law is used. If the video signal is 1 V, then there is 1 V/800 k Ω = 1.25-µA of discharge current. If more hum rejection is desired or there is a loss of sync occurring, then simply decrease the 0.1-µF input coupling capacitor. A decrease from 0.1 µF to 0.047 µF increases the hum rejection by a factor of 2.1. Alternatively, an external pull-down resistor to ground may be added that decreases the overall resistance and ultimately increases the discharge current.

To ensure proper stability of the ac STC control loop, the source impedance must be less than 1 k Ω with the input capacitor in place. Otherwise, there is a possibility of the control loop ringing, which may appear on the output of the THS7372. Because most DACs or encoders use resistors (typically less than 300 Ω) to establish the voltage, meeting the less than 1-k Ω requirement is easily done. However, if the source impedance looking from the THS7372 input perspective is very high, then simply adding a 1-k Ω resistor to GND ensures proper operation of the THS7372.

INPUT MODE OF OPERATION: AC BIAS

Sync-tip clamps work very well for signals that have horizontal and/or vertical syncs associated with them; however, some video signals do not have a sync embedded within the signal. If ac-coupling of these signals is desired, then a dc bias is required to properly set the dc operating point within the THS7372. This function is easily accomplished with the THS7372 by simply adding an external pull-up resistor to the positive power supply, as shown in Figure 87.



Figure 87. AC-Bias Input Mode Circuit Configuration

The dc voltage appearing at the input pin is equal to Equation 1:

$$V_{DC} = V_{S} \left[\frac{800 \text{ k}\Omega}{800 \text{ k}\Omega + \text{R}_{PU}} \right]$$

(1)

The THS7372 allowable input range is approximately 0 V to ($V_{S+} - 1.5$ V), allowing for a very wide input voltage range. As such, the input dc bias point is very flexible, with the output dc bias point being the primary factor. For example, if the output dc bias point is desired to be 1.6 V on a 3.3-V supply, then the input dc bias point should be (1.6 V - 300 mV)/2 = 0.65 V. Thus, the pull-up resistor calculates to approximately 3.3 MΩ, resulting in 0.644 V. If the output dc-bias point is desired to be 1.6 V with a 5-V power supply, then the pull-up resistor calculates to approximately 5.36 MΩ.

Keep in mind that the internal 800-k Ω resistor has approximately a ±20% variance. As such, the calculations should take this variance into account. For the 0.644-V example above, using an ideal 3.3-M Ω resistor, the input dc bias voltage is approximately 0.644 V ±0.1 V.

The value of the output bias voltage is very flexible and is left to each individual design. It is important to ensure that the signal does not clip or saturate the video signal. Thus, it is recommended to ensure the output bias voltage is between 0.9 V and ($V_{S+} - 1$ V). For 100% color saturated CVBS or signals with Macrovision[®], the CVBS signal can reach up to 1.23 V_{PP} at the input, or 2.46 V_{PP} at the output of the THS7372. In contrast, other signals are typically 1 V_{PP} or 0.7 V_{PP} at the input which translate to an output voltage of 2 V_{PP} or 1.4 V_{PP}. The output bias voltage must account for a worst-case situation, depending on the signals involved.

Copyright © 2011, Texas Instruments Incorporated



www.ti.com.cn

One other issue that must be taken into account is the dc-bias point is a function of the power supply. As such, there is an impact on system PSRR. To help reduce this impact, the input capacitor combines with the pull-up resistance to function as a low-pass filter. Additionally, the time to charge the capacitor to the final dc bias point is a function of the pull-up resistor and the input capacitor size. Lastly, the input capacitor forms a high-pass filter with the parallel impedance of the pull-up resistor and the 800-k Ω resistor. In general, it is good to have this high-pass filter at approximately 3 Hz to minimize any potential droop on a P'_B or P'_R signal. A 0.1-µF input capacitor with a 3.3-M Ω pull-up resistor equates to approximately a 2.5-Hz high-pass corner frequency.

This mode of operation is recommended for use with chroma (C'), P'_B , P'_R , U', and V' signals. This method can also be used with sync signals if desired. The benefit of using the STC function over the ac-bias configuration on embedded sync signals is that the STC maintains a constant *back-porch* voltage as opposed to a back-porch voltage that fluctuates depending on the video content. Because the high-pass corner frequency is a very low 2.5 Hz, the impact on the video signal is negligible relative to the STC configuration.

One question may arise over the P'_B and P'_R channels. For 480i, 576i, 480p, and 576p signals, a sync may or may not be present. If no sync exists within the signal, then it is obvious that ac-bias is the preferred method of ac-coupling the signal.

For 720p, 1080i, and 1080p signals, or for the the 480i, 576i, 480p, and 576p signals with sync present on the P'_B and P'_R channels, the lowest voltage of the sync is –300 mV below the midpoint reference voltage of 0 V. The P'_B and P'_R signals allow a signal to be as low as –350 mV below the midpoint reference voltage of 0 V. This allowance corresponds to 100% yellow for P'_B signal or 100% cyan for P'_R signal . Because the P'_B and P'_R signal voltage can be lower than the sync voltage, there exists a potential for clipping of the signal for a short period of time if the signals drop below the sync voltage.

The THS7372 does include a 150-mV input level shift, or 300 mV at the output, that should mitigate any clipping issues. For example, if a STC is used, then the bottom of the sync is 300 mV at the output. If the signal does go the lowest level, or 50 mV lower than the sync at the input, then the instantaneous output is (-50 mV + 150 mV) × 2 = 200 mV at the output.

Another potential risk is that if this signal (100% yellow for P'_B or 100% cyan for P'_R) exists for several pixels, then the STC circuit engages to raise the voltage back to 0 V at the input. This function can cause a 50-mV level shift at the input midway through the active video signal. This effect is undesirable and can cause errors in the decoding of the signal. It is therefore recommended to use ac bias mode for component P'_B and P'_R signals when ac-coupling is desired.



OUTPUT MODE OF OPERATION: DC-COUPLED

The THS7372 incorporates a rail-to-rail output stage that can be used to drive the line directly without the need for large ac-coupling capacitors. This design offers the best line tilt and field tilt (droop) performance because no ac-coupling occurs. Keep in mind that if the input is ac-coupled, then the resulting tilt as a result of the input ac-coupling continues to be seen on the output, regardless of the output coupling. The 80-mA output current drive capability of the THS7372 is designed to drive two video lines simultaneously—essentially, a 75- Ω load—while keeping the output dynamic range as wide as possible. Figure 88 shows the THS7372 driving two video lines while keeping the output dc-coupled.



Figure 88. Typical Four-Channel System with DC-Coupled Line Driving and Two Outputs Per Channel

One concern of dc-coupling, however, arises if the line is terminated to ground. If the ac-bias input configuration is used, the output of the THS7372 has a dc bias on the output, such as 1.6 V. With two lines terminated to ground, this configuration allows a dc current path to flow, such as 1.6 V/75- Ω = 21.3 mA. The result of this configuration is a slightly decreased high output voltage swing and an increase in power dissipation of the THS7372. While the THS7372 was designed to operate with a junction temperature of up to +125°C, care must be taken to ensure that the junction temperature does not exceed this level or else long-term reliability could suffer. Using a 5-V supply, this configuration can result in an additional dc power dissipation of (5 V – 1.6 V) × 21.3 mA = 72.5 mW per channel. With a 3.3-V supply, this dissipation reduces to 36.2 mW per channel. The overall low quiescent current of the THS7372 design minimizes potential thermal issues even when using the TSSOP package at high ambient temperatures, but power and thermal analysis should always be examined in any system to ensure that no issues arise. Be sure to use RMS power and not instantaneous power when evaluating the thermal performance.

Note that the THS7372 can drive the line with dc-coupling regardless of the input mode of operation. The only requirement is to make sure the video line has proper termination in series with the output (typically 75 Ω). This requirement helps isolate capacitive loading effects from the THS7372 output. Failure to isolate capacitive loads may result in instabilities with the output buffer, potentially causing ringing or oscillations to appear. The stray capacitance appearing directly at the THS7372 output pins should be kept below 20 pF for the fixed SD filter channels and below 15 pF for the FHD filter channels. One way to help ensure this condition is satisfied is to make sure the 75- Ω source resistor is placed within 0.5 inches, or 12.7 mm, of the THS7372 output pin. If a large ac-coupling capacitor is used, the capacitor should be placed after this resistor.

There are many reasons dc-coupling is desirable, including reduced costs, printed circuit board (PCB) area, and no line tilt. A common question is whether or not there are any drawbacks to using dc-coupling. There are some potential issues that must be examined, such as the dc current bias as discussed above. Another potential risk is whether this configuration meets industry standards. EIA/CEA-770 stipulates that the back-porch shall be 0 V \pm 1 V as measured at the receiver. With a double-terminated load system, this requirement implies a 0-V \pm 2-V level

THS7372



at the video amplifier output. The THS7372 can easily meet this requirement without issue. However, in Japan, the EIAJ CP-1203 specification stipulates a 0-V \pm 0.1-V level with no signal. This requirement can be met with the THS7372 in shutdown mode, but while active it cannot meet this specification without output ac-coupling. AC-coupling the output essentially ensures that the video signal works with any system and any specification. For many modern systems, however, dc-coupling can satisfy most needs.

OUTPUT MODE OF OPERATION: AC-COUPLED

A very common method of coupling the video signal to the line is with a large capacitor. This capacitor is typically between 220 μ F and 1000 μ F, although 470 μ F is very typical. The value of this capacitor must be large enough to minimize the line tilt (droop) and/or field tilt associated with ac-coupling as described previously in this document. AC-coupling is performed for several reasons, but the most common is to ensure full interoperability with the receiving video system. This approach ensures that regardless of the reference dc voltage used on the transmitting side, the receiving side re-establishes the dc reference voltage to its own requirements.

In the same way as the dc output mode of operation discussed previously, each line should have a 75- Ω source termination resistor in series with the ac-coupling capacitor. This 75- Ω resistor should be placed next to the THS7372 output to minimize capacitive loading effects. If two lines are to be driven, it is best to have each line use its own capacitor and resistor rather than sharing these components. This configuration helps ensure line-to-line dc isolation and eliminates the potential problems as described previously. Using a single, 1000- μ F capacitor for two lines is permissible, but there is a chance for interference between the two receivers.

Lastly, because of the edge rates and frequencies of operation, it is recommended (but not required) to place a 0.1- μ F to 0.01- μ F capacitor in parallel with the large 220- μ F to 1000- μ F capacitor. These large value capacitors are most commonly aluminum electrolytic. It is well-known that these capacitors have significantly large equivalent series resistance (ESR), and the impedance at high frequencies is rather large as a result of the associated inductances involved with the leads and construction. The small 0.1- μ F to 0.01- μ F capacitors help pass these high-frequency signals (greater than 1 MHz) with much lower impedance than the large capacitors.

Although it is common to use the same capacitor values for all the video lines, the frequency bandwidth of the chroma signal in a S-Video system is not required to go as low (or as high of a frequency) as the luma channels. Thus, the capacitor values of the chroma line(s) can be smaller, such as 0.1 μ F.

Figure 89 shows a typical configuration where the input is ac-coupled and the output is also ac-coupled. AC-coupled inputs are generally required when current-sink DACs are used or the input is connected to an unknown source, such as when the THS7372 is used as an input device.



AC-coupled input is shown in this example. DC-coupling is also allowed as long as the DAC output voltage is within the allowable linear input and output voltage range of the THS7372. To apply dc-coupling, remove the 0.1-µF input capacitors and the R_{PU} pull-up resistors.
 This example shows an ac-coupled output. DC-coupling is also allowed by simply removing these capacitors.

Figure 89. Typical AC Input System Driving AC-Coupled Video Lines



LOW-PASS FILTER

Each channel of the THS7372 incorporates a sixth-order, low-pass filter. These video reconstruction filters minimize DAC images from being passed onto the video receiver. Depending on the receiver design, failure to eliminate these DAC images can cause picture quality problems because of aliasing of the ADC in the receiver. Another benefit of the filter is to smooth out aberrations in the signal that some DACs can have if the internal filtering is not very good. This benefit helps with picture quality and ensures that the signal meets video bandwidth requirements.

Each filter has an associated Butterworth characteristic. The benefit of the Butterworth response is that the frequency response is flat with a relatively steep initial attenuation at the corner frequency. The problem with this characteristic is that the group delay rises near the corner frequency. Group delay is defined as the change in phase (radians/second) divided by a change in frequency. An increase in group delay corresponds to a time domain pulse response that has overshoot and some possible ringing associated with the overshoot.

The use of other type of filters, such as elliptic or chebyshev, are not recommended for video applications because of the very large group delay variations near the corner frequency resulting in significant overshoot and ringing. While these filters may help meet the video standard specifications with respect to amplitude attenuation, the group delay is well beyond the standard specifications. Considering this delay with the fact that video can go from a white pixel to a black pixel over and over again, it is easy to see that ringing can occur. Ringing typically causes a display to have ghosting or fuzziness appear on the edges of a sharp transition. On the other hand, a Bessel filter has ideal group delay response, but the rate of attenuation is typically too low for acceptable image rejection. Thus, the Butterworth filter is an acceptable compromise for both attenuation and group delay.

The THS7372 SD filter has a nominal corner (–3-dB) frequency at 9.5 MHz and a –1-dB passband typically at 8.2 MHz. This 9.5-MHz filter is ideal for SD NTSC, PAL, and SECAM composite video (CVBS) signals. The 9.5-MHz, –3-dB corner frequency was designed to achieve 54 dB of attenuation at 27 MHz—a common sampling frequency between the DAC/ADC second and third Nyquist zones found in many video systems. This consideration is important because any signal that appears around this frequency can also appear in the baseband as a result of aliasing effects of an ADC found in a receiver.

The THS7372 FHD filters have a nominal corner (–3-dB) frequency at 72 MHz and a –1-dB passband typically at 60 MHz. This 72-MHz filter is ideal for 1080p50 or 1080p60 component video. It is also ideal for oversampling systems where the video DAC upsamples the video signal such as 720p or 1080i upsampled to 148.5 MHz. The benefit is an extremely flat passband response along with almost no group delay within the HD video passband.

Keep in mind that images do not stop at the DAC sampling frequency, f_S (for example, 27 MHz for traditional SD DACs); they continue around the sampling frequencies of $2x f_S$, $3x f_S$, $4x f_S$, and so on (that is, 54 MHz, 81 MHz, 108 MHz, etc.). Because of these multiple images, an ADC can fold down into the baseband signal, meaning that the low-pass filter must also eliminate these higher-order images. The THS7372 filters are Butterworth filters and, as such, do not *bounce* at higher frequencies, thus maintaining good attenuation performance.

The filter frequencies were chosen to account for process variations in the THS7372. To ensure the required video frequencies are effectively passed, the filter corner frequency must be high enough to allow component variations. The other consideration is that the attenuation must be large enough to ensure the anti-aliasing/reconstruction filtering is sufficient to meet the system demands. Thus, the selection of the filter frequencies was not arbitrarily selected and is a good compromise that should meet the demands of most systems.

BENEFITS OVER PASSIVE FILTERING

Two key benefits of using an integrated filter system, such as the THS7372, over a passive system are PCB area and filter variations. The small TSSOP-14 package for four video channels is much smaller over a passive RLC network, especially a six-pole passive network. Additionally, consider that inductors have at best ±10% tolerances (normally, ±15% to ±20% is common) and capacitors typically have ±10% tolerances. Using a Monte Carlo analysis shows that the filter corner frequency (-3 dB), flatness (-1 dB), Q factor (or peaking), and channel-to-channel delay have wide variations. These variances can lead to potential performance and quality issues in mass-production environments. The THS7372 solves most of these problems with the corner frequency being essentially the only variable.



Another concern about passive filters is the use of inductors. Inductors are magnetic components, and are therefore susceptible to electromagnetic coupling/interference (EMC/EMI). Some common coupling can occur because of other video channels nearby using inductors for filtering, or it can come from nearby switched-mode power supplies. Some other forms of coupling could be from outside sources with strong EMI radiation and can cause failure in EMC testing such as required for CE compliance.

One concern about an active filter in an integrated circuit is the variation of the filter characteristics when the ambient temperature and the subsequent die temperature changes. To minimize temperature effects, the THS7372 uses low-temperature coefficient resistors and high-quality, low-temperature coefficient capacitors found in the BiCom3X process. These filters have been specified by design to account for process variations and temperature variations to maintain proper filter characteristics. This approach maintains a low channel-to-channel time delay that is required for proper video signal performance.

Another benefit of the THS7372 over a passive RLC filter is the input and output impedance. The input impedance presented to the DAC varies significantly, from 35 Ω to over 1.5 k Ω with a passive network, and may cause voltage variations over frequency. The THS7372 input impedance is 800 k Ω , and only the 2-pF input capacitance plus the PCB trace capacitance impact the input impedance. As such, the voltage variation appearing at the DAC output is better controlled with a fixed termination resistor and the high input impedance buffer of the THS7372.

On the output side of the filter, a passive filter again has a large impedance variation over frequency. The EIA/CEA-770 specifications require the return loss to be at least 25 dB over the video frequency range of usage. For a video system, this requirement implies the source impedance (which includes the source, series resistor, and the filter) must be better than 75 Ω , $\pm 9 \Omega$. The THS7372 is an operational amplifier that approximates an ideal voltage source, which is desirable because the output impedance is very low and can source and sink current. To properly match the transmission line characteristic impedance of a video line, a 75- Ω series resistor is placed on the output. To minimize reflections and to maintain a good return loss meeting EIA/CEA specifications, this output impedance must maintain a 75- Ω impedance. A wide impedance variation of a passive filter cannot ensure this level of performance. On the other hand, the THS7372 has approximately 0.7 Ω of output impedance, or a return loss of 47 dB, at 6.75 MHz for the SD filter and approximately 4 Ω of output impedance, or a return loss of 32 dB, at 60 MHz for the FHD filters. Thus, the system is matched significantly better with a THS7372 compared to a passive filter.

One final benefit of the THS7372 over a passive filter is power dissipation. A DAC driving a video line must be able to drive a 37.5- Ω load: the receiver 75- Ω resistor and the 75- Ω impedance matching resistor next to the DAC to maintain the source impedance requirement. This requirement forces the DAC to drive at least 1.25 V_P (100% saturation CVBS)/37.5 Ω = 33.3 mA. A DAC is a current-steering element, and this amount of current flows internally to the DAC even if the output is 0 V. Thus, power dissipation in the DAC may be very high, especially when four channels are being driven. Using the THS7372 with a high input impedance and the capability to drive up to two video lines per channel can reduce DAC power dissipation significantly. This outcome is possible because the resistance that the DAC drives can be substantially increased. It is common to set this resistance in a DAC by a current-setting resistor on the DAC and saving significant amounts of power. For example, a 3.3-V, four-channel DAC dissipates 440 mW alone for the steering current capability (four channels × 33.3 mA × 3.3 V) if it must drive a 37.5- Ω load. With a 300- Ω load, the DAC power dissipation as a result of current steering current would only be 55 mW (four channels × 4.16 mA × 3.3 V).



EVALUATION MODULE

To evaluate the THS7372, an evaluation module (EVM) is available. The THS7372EVM allows for testing the THS7372 in many different configurations. Inputs and outputs include BNC connectors and RCA connectors commonly found in video systems, along with 75- Ω input termination resistors, 75- Ω series source termination resistors, and 75- Ω characteristic impedance traces. Several unpopulated component pads are found on the EVM to allow for different input and output configurations as dictated by the user. This EVM is designed to be used with a single supply from 2.6 V up to 5 V.

The EVM default input configuration sets all channels for dc input coupling. The input signal must be within 0 V to approximately 1.4 V for proper operation. Failure to be within this range saturates and/or clips the output signal. If the input range is beyond this, if the signal voltage is unknown, or if coming from a current sink DAC, then ac input configuration is desired. This option is easily accomplished with the EVM by simply replacing the Z_1 through Z_4 0- Ω resistors with 0.1- μ F capacitors.

For an ac-coupled input and sync-tip clamp (STC) functionality commonly used for CVBS, component Y' signals, and R'G'B' signals, no other changes are needed. However, if a bias voltage is needed after the input capacitor which is commonly needed for component P'_{B} , and P'_{R} , then a pull-up resistor should be added to the signal on the EVM. This configuration is easily achieved by simply adding a resistor to any of the following resistor pads; RX4 to RX6 for the FHD channels and RX8 for the CVBS channel. A common value to use is 3.3 M Ω . Note that even signals with embedded sync can also use bias mode if desired.

The EVM default output configuration sets all channels for ac output coupling. The 470- μ F and 0.1- μ F capacitors work well for most ac-coupled systems. However, if dc-coupled output is desired, then replacing the 0.1- μ F capacitors (C24, C26, C28, and/or C30) with 0- Ω resistors works well. Removing the 470- μ F capacitors is optional, but removing them from the EVM eliminates a few picofarads of stray capacitance on each signal path which may be desirable.

The THS7372 incorporates an easy method to configure the disable modes. The use of JP1 controls the SD channel disable feature; JP3 controls the FHD channels disable feature.

Connection of JP1 and JP3 to GND applies 0 V to the disable pins and the THS7372 operates normally. Moving JP1 to $+V_S$ causes the THS7372 SD channel to be in disable mode, while moving JP3 to $+V_S$ causes the THS7372 FHD channels to be in disable mode.

Figure 90 shows the THS7372EVM schematic. Figure 92 and Figure 93 illustrate the two layers of the EVM PCB, incorporating standard high-speed layout practices. Table 7 lists the bill of materials as the board comes supplied from Texas Instruments.



www.ti.com.cn







ZHCS412-AUGUST 2011



Figure 91. THS7372EVM Schematic 2



ZHCS412-AUGUST 2011



Figure 92. THS7372EVM PCB Top Layer



Figure 93. THS7372EVM PCB Bottom Layer



THS7372EVM Bill of Materials

ITEM	REF DES	QTY	DESCRIPTION	DISTRIBUTOR PART NUMBER		
1	FB1, FB2	2	Bead, ferrite, 2.5 A, 330 Ω	805	(TDK) MPZ2012S331A	(DIGI-KEY) 445-1569-1-ND
2	C17	1	Capacitor, 100 $\mu F,$ tantalum, 10 V, 10%, low ESR	С	(AVX) TPSC107K010R0100	(DIGI-KEY) 478-1765-1-ND
3	C18	1	Capacitor, 22 µF, tantalum, 16 V, 10%, low ESR	С	(AVX) TPSC226K016R0375	(DIGI-KEY) 478-1767-1-ND
4	C5-C8, C19-C22, C31-C34	12	Open	0805	_	_
5	C15	1	Capacitor, 0.01 µF, ceramic, 100 V, X7R	0805	(AVX) 08051C103KAT2A	(DIGI-KEY) 478-1358-1-ND
6	C1-C4, C10, C12-C14, C16, C24, C26, C28, C30, C35-C38	17	Capacitor, 0.1 μF, ceramic, 50 V, X7R	0805	(AVX) 08055C104KAT2A	(DIGI-KEY) 478-1395-1-ND
7	C9, C11	2	Capacitor, 0.1 µF, ceramic, 50 V, X7R	1206	(AVX) 12065C104KAT2A	(DIGI-KEY) 478-1556-1-ND
8	C23, C25, C27, C29	4	Capacitor, aluminum, 470 µF, 10 V, 20%	F	(PANASONIC) EEE-FP1A471AP	(DIGI-KEY) PCE4526CT-ND
9	RX1-RX12, R7, R10, R12, R14	16	Open	0603	_	_
10	Z1-Z4, R1, R16-R21, R26	12	Resistor, 0 Ω	0805	(ROHM) MCR10EZHJ000	(DIGI-KEY) RHM0.0ACT-ND
11	R2-R5, R22-R25	8	Resistor, 75 Ω, 1/8 W, 1%	0805	(ROHM) MCR10EZHF75.0	(DIGI-KEY) RHM75.0CCT-ND
12	R8	1	Resistor, 100 Ω, 1/8 W, 1%	0805	(ROHM) MCR10EZHF1000	(DIGI-KEY) RHM100CCT-ND
13	R6, R13	2	Resistor, 1 kΩ, 1/8 W, 1%	0805	(ROHM) MCR10EZHF1001	(DIGI-KEY) RHM1.00KCCT-ND
14	R9, R11	2	Resistor, 100 kΩ, 1/8 W, 1%	0805	(ROHM) MCR10EZHF1003	(DIGI-KEY) RHM100KCCT-ND
15	R15	1	Resistor, 1 kΩ, 1/4 W, 1%	1206	(ROHM) MCR18EZHF1001	(DIGI-KEY) RHM1.00KFCT-ND
16	D1-D8	8	Diode, ultrafast		(FAIRCHILD) BAV99	(DIGI-KEY) BAV99FSCT-ND
17	J6, J7	2	Jack, banana receptance, 0.25" diameter hole		(SPC) 813	(NEWARK) 39N867
18	J1-J3, J5, J11-J14	8	Connector, BNC, jack, 75 Ω		(AMPHENOL) 31-5329-72RFX	(NEWARK) 93F7554
19	J8	1	Connector, SMA, jack, 50 Ω		(AMPHENOL) 901-144-8RFX	(DIGI-KEY) ARFX1231-ND
20	J4, J15	2	Connector, RCA jack, yellow		(CUI) RCJ-044	(DIGI-KEY) CP-1421-ND
21	J9, J10	2	Connector, RCA, jack, R/A		(CUI) RCJ-32265	(DIGI-KEY) CP-1446-ND
22	TP1, TP2	2	Test point, black		(KEYSTONE) 5001	(DIGI-KEY) 5001K-ND
23	JP1-JP4	4	Header, 0.1" CTRS, 0.025" square pins	3 pos.	(SULLINS) PBC36SAAN	(DIGI-KEY) S1011E-36-ND
24	JP1-JP4	4	Shunts		(SULLINS) SSC02SYAN	(DIGI-KEY) S9002-ND
25	U1	1	IC, THS7372	PW	(TI) THS7372IPW	_
26		4	Standoff, 4-40 hex, 0.625" length		(KEYSTONE) 1808	(DIGI-KEY) 1808K-ND
27		4	Screw, Phillips, 4-40, .250"		(BF) PMS 440 0031 PH	(DIGI-KEY) H343-ND
28		1	Board, printed circuit		EDGE # 6526621 REV.A	_

Table 7. THS7372EVM Parts List

www.ti.com.cn

STRUMENTS

EVALUATION BOARD/KIT IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

FCC Warning

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of 2.6 V to 5.5 V single-supply and the output voltage range of 0 V to 5.5 V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than +85°C. The EVM is designed to operate properly with certain components above +85°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS7372IPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	THS7372	Samples
THS7372IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	THS7372	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、 验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用 所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司