



SLLS653-JUNE 2005

# 14-BIT FULL DUPLEX SERIALIZER/DESERIALIZER

## FEATURES

- 10 MHz to 100 MHz Shift Clock Support
- 175 Mbytes/sec In TX/RX Modes
- Reduces Cable Size, Cost, and System EMI
- Bidirectional Data Communication
- Total Power < 360 mW Typ at 100-MHz Worst Case Pattern
- Power-Down Mode: < 500 μW Typ
- No External Components Required for PLL
- Inputs and Outputs Compatible with TIA/EIA-644 LVDS Standard
- ESD Rating > 5 kV (HBM)

# DESCRIPTION

#### Integrated Termination Resistor

- Supports Spread Spectrum Clocking
- 64-Pin TQFP Package (PAG)

### **APPLICATIONS**

- Flash Memory Cards
- Plain Paper Copiers
- Printers

The SN75LVDT1422 Full Duplex Serializer/Deserializer incorporates a 14-bit serializer and a 14-bit deserializer. Operation of the serializer is independent of the operation of the deserializer. The 14-bit serializer accepts 14 TTL input lines and generates 2 LVDS high-speed serial streams plus one LVDS clock signal. The 14-bit deserializer accepts 3 LVDS input signals (2 high-speed serial streams and one LVDS clock signal) and drives out 14 TTL data signals plus one TTL clock.

The serializer loads 14 data bits into registers upon the rising or falling edge of the input clock signal (CLK IN). Rising or falling edge operation can be selected via the R/F select pin for the transmitter only. The frequency of CLK IN is multiplied seven times and then used to unload the data registers in 7-bit slices. The two high-speed serial streams and a phase-locked clock (TCLK±) are then output to LVDS output drivers. The frequency of TCLK± is the same as the input clock, CLK IN.

The deserializer accepts data on two high-speed LVDS data lines. High-speed data is received and loaded into registers at the rate seven times the LVDS input clock (RCLK $\pm$ ). The data is then unloaded to a 14-bit wide LVTTL parallel bus at the RCLK $\pm$  rate. The SN75LVDT1422 presents valid data on the falling edge of the output clock (CLK OUT).


The SN75LVDT1422 provides three termination resistors for the differential LVDS inputs thus minimizing cost, and board space, while providing better overall signal integrity (SI). The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user interventions are as follows:

Possible use of the TX ENABLE and RX ENABLE feature. Both the TX and RX ENABLE circuits are active-high inputs that independently enable the serializer and deserializer. When TX is disabled, the LVDS outputs go to high impedance. When RX is disabled, the TTL outputs go to a known low state.

The SN75LVDT1422 is characterized for operation over the free-air temperature range of -10°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



FUNCTIONAL BLOCK DIAGRAM

SLLS653-JUNE 2005



#### TEXAS INSTRUMENTS www.ti.com

#### **TERMINAL FUNCTIONS**

TER	MINAL		
NAME NO.		TYPE	DESCRIPTION
CLK IN	17	LVTTL Input	CMOS/LVTTL Clock input
CLK OUT	61	LVTTL Output	LVTTL Clock output
R/F	37	LVTTL Input	Input clock triggering edge select. High: Rising edge Low: Falling edge
RA+, RA–	57, 56	LVDS Input	LVDS Data inputs
RA[0:6]	62, 63, 64, 2, 3, 4, 5	LVTTL Output	Single-ended data outputs
RB+, RB–	53, 52	LVDS Input	LVDS Data inputs
RB[0:6]	8, 9, 10, 11, 13, 14, 15	LVTTL Output	Single-ended data outputs
RCLK+, RCLK-	55, 54	LVDS Input	LVDS Clock inputs
RX ENABLE	59	LVTTL Input	Receiver enable: When asserted (low input), the receiver outputs go to a known low state.
RX GND	6, 16, 60		Ground pins for RX TTL outputs
RX LVDS GND	51		Ground pin for RX LVDS inputs
RX LVDS V <sub>CC</sub>	58	D O	Power supply pin for RX LVDS inputs
RX PLL GND	50	Power Supply	Ground pin for PLL RX circuitry
RX PLL V <sub>CC</sub>	49		Power supply pin for PLL RX circuitry
RX V <sub>CC</sub>	1, 7, 12		Power supply pins for RX TTL outputs
TA+, TA-	41, 42	LVDS Output	LVDS Data outputs
TA[0:6]	19, 20, 21, 23, 24, 25, 26	LVTTL Input	Single-ended data inputs
TB+, TB-	45, 46	LVDS Output	LVDS Data outputs
TB[0:6]	28, 29, 30, 31, 33,34, 35	LVTTL Input	Single-ended data inputs
TCLK+, TCLK-	43, 44	LVDS Output	LVDS Clock outputs
TX ENABLE	48	LVTTL Input	Transmitter enable: When asserted (low input), the driver outputs are high-impedance.
TX GND	18, 36		Ground pins for TX TTL inputs
TX LVDS GND	40	]	Ground pin for TX LVDS outputs
TX LVDS GND         40           TX LVDS V <sub>CC</sub> 47		Dower Supely	Power supply pin for TX LVDS outputs
TX PLL GND	39	Power Supply	Ground pin for PLL TX circuitry
TX PLL V <sub>CC</sub>	38	]	Power supply pin for PLL TX circuitry
TX V <sub>CC</sub>	22, 27, 32		Power supply pins for TX TTL inputs

## **ORDERING INFORMATION**<sup>(1)</sup>

PRODUCT	PACKAGE	ORDERING NUMBER
SN75LVDT1422	TQFP (PAG)	SN75LVDT1422

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

		UNIT
Supply voltage range, V <sub>CC</sub> (2	)	–0.5 V to 4 V
Voltage range at any termina	l	-0.3 V to V <sub>CC</sub> + 0.3 V
	Human Body Model <sup>(3)</sup> (All pins)	±5 kV
Electrostatic discharge	Machine Model <sup>(4)</sup> (All pins)	±200 V
	erminal Human Body Model <sup>(3)</sup> (All pins) Machine Model <sup>(4)</sup> (All pins) Charged-Device Model <sup>(5)</sup> (All pins) sipation	±500 V
Continuous power dissipation	1	See Dissipation Rating Table
Storage temperature range		–65°C to 125°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values are with respect to the GND terminals (2)

In accordance with JEDEC Standard 22, Test Method A114-A. In accordance with JEDEC Standard 22, Test Method A115. (3)

(4)

(5) In accordance with JEDEC Standard 22, Test Method C101.

#### **DISSIPATION RATINGS**

PACKAGE	CIRCUIT BOARD MODEL	T <sub>A</sub> ≤ 25°C	DERATING FACTOR <sup>(1)</sup> ABOVE $T_A = 25^{\circ}C$	T <sub>A</sub> = 70°C POWER RATING
TQFP (PAG)	Low-K <sup>(2)</sup>	813 mW	8.13 mW/°C	448 mW
TQFP (PAG)	High-K <sup>(3)</sup>	1076 mW	10.76 mW/°C	592 mW

This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow. (1)

(2)In accordance with the Low-K thermal metric definitions of EIA/JESD51-2.

In accordance with the High-K thermal metric definitions of EIA/JESD51-6. (3)

### THERMAL CHARACTERISTICS

PARAMETER			TEST CONDITIONS	VALUE	UNIT
$R_{\theta JB}$	Junction-to-board thermal re	sistance		69.5	°C/W
$R_{ extsf{ heta}JC}$	Junction-to-case thermal res	istance		39.2	C/ VV
-	Device never dissigntion	Typical	$V_{CC}$ = 3.3 V, $T_A$ = 25°C, f = 100 MHz	357.4	
PD	P <sub>D</sub> Device power dissipation	Maximum	$V_{CC}\text{=}$ 3.6 V, $T_{A}$ = 70°C , f = 100 MHz	455.8	mW

### **RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	3	3.3	3.6	V
$V_{\text{IH}}$	High-level input voltage	2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage	GND		0.8	V
$ V_{ID} $	Magnitude of differential input voltage	0.1		0.6	V
VIC	Common-mode input voltage range, receiver	VID /2		2.4 –  VID /2	V
T <sub>A</sub>	Operating free-air temperature	-10		70	°C
V <sub>N</sub>	Supply noise voltage, V <sub>CC</sub>	-50		50	mV
f <sub>c</sub>	Clock frequency	10		100	MHz

## **RECEIVER ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input threshold voltage				100	mV
V <sub>IT-</sub>	Negative-going differential input threshold voltage		-100			mV
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -4 \text{ mA}$	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA			0.4	V
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -18 mA	-1.5	-0.8		V
I <sub>I</sub>	Input current with integrated termination	$V_{I} = 0 V \text{ or } 2.4 V, V_{CC} = 3.6 V$	-45		45	μA
I <sub>I(OFF)</sub>	Power-off input current	$V_{CC} = 0 V, V_{I} = 2.4 V$	-10		10	μA
R <sub>T</sub>	Termination resistance	$V_{ID}$ = 100 mV, $V_{IC}$ = 0.05 V to 2.4 V	90	110	132	Ω
Ci	Input capacitance			2		pF

(1) All typical values are at V\_{CC} = 3.3 V,  $T_A$  = 25°C.

## TRANSMITTER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OD</sub>	Differential output voltage magnitude	R <sub>L</sub> = 100 Ω	250	365	450	mV
$\Delta  V_{OD} $	Change in differential output voltage magnitude between logic states		-35		35	mV
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage		1.125		1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states		-35		35	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage			30	80	mV
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = 2 V			20	μA
IIL	Low-level input current	V <sub>IL</sub> = 0.8 V	-10		10	μA
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -18 mA	-1.5	-0.8		V
	Chart aircuit autout aurrant	$V_{O+}$ or $V_{O-} = 0 V$	-24		24	~ ^
los	Short-circuit output current	$V_{OD} = 0 V$	-12		12	mA
I <sub>O(OFF)</sub>	Power-off output current	$V_{CC} = 0 V, V_{O} = 2.4 V$	-10		10	μA
Ci	Input capacitance			3		pF

(1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

## TRANSMITTER SUPPLY CURRENT

	PARAMETER	TEST COND	TIONS	MIN TYP <sup>(1)</sup>	MAX	UNIT
			f = 10 MHz	17	23	
		f = 25 MHz	19	27		
	Supply current (worst case)	See Figure 1 and Figure 2	f = 40 MHz	22	30	
ICC	Supply current (worst case)		f = 65 MHz	29	34	mA
			f = 85 MHz	34	45	
			f = 100 MHz	38	49	

(1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

#### **RECEIVER SUPPLY CURRENT**

PARAMETER		TEST CONDITI	TEST CONDITIONS		MAX	UNIT
I <sub>CC</sub> Supply current (worst case)		f = 10 MHz	19	35		
		f = 25 MHz	27	42		
	Supply surrent (worst 2000)	See Figure 1 and Figure 2	f = 40 MHz	35	45	
	Supply current (worst case)	See Figure 1 and Figure 3	f = 65 MHz	49	69	mA
			f = 85 MHz	60	81	
			f = 100 MHz	69	90	

(1) All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

#### SUPPLY CURRENT<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN TYP <sup>(2)</sup>	MAX	UNIT
I <sub>CC(DIS)</sub>	Disable supply current	TX/RX ENABLEs = GND	150	800	μA

(1) CMOS inputs have to connect to ground.

(2) All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### TRANSMITTER INPUT TIMING REQUIREMENTS

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>t(CLK)</sub>	Transition time, CLK IN	See Figure 5	1.0		6.0 <sup>(2)</sup>	ns
t <sub>c(CLK)</sub>	Input clock period, CLK IN		10	Т	100	ns
t <sub>wH(CLK)</sub>	Pulse duration, clock high, CLK IN	See Figure 6	0.35T	0.5T	0.65T	ns
t <sub>wL(CLK)</sub>	Pulse duration, clock low, CLK IN		0.35T	0.5T	0.65T	ns
t <sub>t(EN)</sub>	Transition time, TX ENABLE, TAx/TBx		1.5		6.0	ns

(1)

All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. Regulate clock frequency lower than 50 MHz.  $t_{t(CLK)max}$  = 1/f x 50% x 60%. (2)

### TRANSMITTER SWITCHING CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>r</sub>	LVDS Rise time	See Figure 4		0.38	0.7	ns
t <sub>f</sub>	LVDS Fall time	See Figure 4		0.38	0.7	ns
t <sub>0</sub>	Output pulse position for bit 0		-0.8	0	0.8	
t <sub>1</sub>	Output pulse position for bit 1		13.49	14.29	15.09	
t <sub>2</sub>	Output pulse position for bit 2		27.77	28.57	29.37	
t <sub>3</sub>	Output pulse position for bit 3	f = 10 MHz, See Figure 12	42.06	42.86	43.66	ns
t <sub>4</sub>	Output pulse position for bit 4		56.34	57.14	57.94	
t <sub>5</sub>	Output pulse position for bit 5		70.63	71.43	72.23	
t <sub>6</sub>	Output pulse position for bit 6		84.91	85.71	86.51	
t <sub>0</sub>	Output pulse position for bit 0		-0.45	0	0.45	
t <sub>1</sub>	Output pulse position for bit 1		5.26	5.71	6.16	
t <sub>2</sub>	Output pulse position for bit 2		10.98	11.43	11.83	
t <sub>3</sub>	Output pulse position for bit 3	f = 25 MHz, See Figure 12	16.69	17.14	17.54	ns
t <sub>4</sub>	Output pulse position for bit 4		22.41	22.86	23.26	
t <sub>5</sub>	Output pulse position for bit 5		28.12	28.57	28.97	
t <sub>6</sub>	Output pulse position for bit 6		33.84	34.29	34.69	

(1) All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

## TRANSMITTER SWITCHING CHARACTERISTICS (continued)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>0</sub>	Output pulse position for bit 0			-0.25	0	0.25	
t <sub>1</sub>	Output pulse position for bit 1			3.32	3.57	3.82	
t <sub>2</sub>	Output pulse position for bit 2	]		6.89	7.14	7.39	
t <sub>3</sub>	Output pulse position for bit 3	f = 40 MHz, See Figure 12		10.46	10.71	10.96	ns
t <sub>4</sub>	Output pulse position for bit 4		14.04	14.29	14.54		
t <sub>5</sub>	Output pulse position for bit 5			17.61	17.86	18.11	
t <sub>6</sub>	Output pulse position for bit 6			21.18	21.43	21.68	
t <sub>0</sub>	Output pulse position for bit 0			-0.20	0	0.20	
t <sub>1</sub>	Output pulse position for bit 1			2.00	2.20	2.40	
t <sub>2</sub>	Output pulse position for bit 2			4.20	4.40	4.60	
t <sub>3</sub>	Output pulse position for bit 3	f = 65 MHz, See Figure 12		6.39	6.59	6.79	ns
t <sub>4</sub>	Output pulse position for bit 4	-		8.59	8.79	8.99	
t <sub>5</sub>	Output pulse position for bit 5	_		10.79	10.99	11.19	
t <sub>6</sub>	Output pulse position for bit 6		12.99	13.19	13.39		
t <sub>0</sub>	Output pulse position for bit 0			-0.15	0	0.15	
t <sub>1</sub>	Output pulse position for bit 1	-		1.53	1.68	1.83	
t <sub>2</sub>	Output pulse position for bit 2	_		3.21	3.36	3.51	
t <sub>3</sub>	Output pulse position for bit 3	f = 85 MHz, See Figure 12		4.89	5.04	5.19	ns
t <sub>4</sub>	Output pulse position for bit 4	,,,		6.57	6.72	6.87	
t <sub>5</sub>	Output pulse position for bit 5			8.25	8.40	8.55	
t <sub>6</sub>	Output pulse position for bit 6			9.93	10.08	10.23	
t <sub>0</sub>	Output pulse position for bit 0			-0.2	0	0.2	
t <sub>1</sub>	Output pulse position for bit 1	_		1.23	1.43	1.63	
t <sub>2</sub>	Output pulse position for bit 2			2.66	2.86	3.06	
t <sub>3</sub>	Output pulse position for bit 3	f = 100 MHz, See Figure 12		4.09	4.29	4.49	ns
t <sub>4</sub>	Output pulse position for bit 4	, coogato		5.51	5.71	5.91	
t <sub>5</sub>	Output pulse position for bit 5			6.94	7.14	7.34	
t <sub>6</sub>	Output pulse position for bit 6	_		8.37	8.57	8.77	
t <sub>su</sub>	TAx/TBx Setup time to CLK IN			1	0.01	0.11	
t <sub>h</sub>	TAx/TBx Hold time to CLK IN	f = 85 MHz or 100 MHz, See	Figure 6	0.25			ns
۹n			f = 10 MHz	0.20	1.0	2.98	
			f = 25 MHz		1.38	3.21	
t <sub>pd(TCC)</sub>	CLK IN to TCLK $\pm$ Propagation delay time	See Figure 7 and Figure 8 <sup>(2)</sup>	f = 85 MHz		1.60	3.78	ns
			f = 100 MHz		1.63	3.95	
tino es	TCLK± Clock cycle-to-cycle jitter	f = 85 MHz or 100			1.05	50	ps
t <sub>jit(C-C)</sub>		f = 10 MHz				50	P3
		f = 25 MHz					
	Consol Construer Clark surgerit Made	f = 40 MHz			100		
SSCG	Spread Spectrum Clock support; Modu- lation frequency with a linear profile <sup>(3)</sup>	f = 65 MHz		+	2.5%/-5%		kHz
		f = 85 MHz			2.0/0/-0/0		
		f = 100 MHz					
t	Phase lock loop enable time	See Figure 9		10	ma		
t <sub>en(TPLL)</sub> t <sub>dis(T)</sub>	Transmitter disable time	See Figure 9 See Figure 11				100	ms ns

(2) Measure from CLK IN rising edge or falling edge to immediately crossing point of differential TCLK±, 50% duty cycle input clock is assumed.

(3) Care must be taken to ensure t<sub>su</sub> and t<sub>h</sub> are met so input data are sampling correctly. This SSCG parameter only shows the performance of tracking spread spectrum clock applied to CLK IN pin, and reflects the result on TCLK+ and TCLK- pins.

## **RECEIVER SWITCHING CHARACTERISTICS**

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
•		LK OUT	See Figure 2		1.2	2.5	
t <sub>r</sub>	CIVIOS/LVTTL Rise time	A or RB	- See Figure 3		2.0	3.5	ns
		LK OUT	See Figure 2		1.2	2.5	
t <sub>f</sub>	CMOS/EVITE Fail time	A or RB	- See Figure 3		2.0	3.5	ns
t <sub>0</sub>	Input strobe position for bit 0			0.45	0.84	1.23	
t <sub>1</sub>	Input strobe position for bit 1		_	2.13	2.52	2.91	
t <sub>2</sub>	Input strobe position for bit 2		_	3.81	4.20	4.59	
t <sub>3</sub>	Input strobe position for bit 3		f = 85 MHz, See Figure 17	5.49	5.88	6.27	ns
t <sub>4</sub>	Input strobe position for bit 4	RA or RB         strobe position for bit 0         strobe position for bit 1         strobe position for bit 2         strobe position for bit 3         strobe position for bit 4         strobe position for bit 5         strobe position for bit 6         strobe position for bit 1         strobe position for bit 1         strobe position for bit 2         strobe position for bit 1         strobe position for bit 2         strobe position for bit 3         strobe position for bit 4         strobe position for bit 5         strobe position for bit 5         strobe position for bit 5         strobe position for bit 6         B± Skew margin <sup>(2)</sup> DUT Typical period range         DUT Pulse duration, clock high         DUT Pulse duration, clock low         Bx Setup time to CLK OUT	_	7.17	7.56	7.95	
t <sub>5</sub>	MOS/LVTTL Rise time       CLK OUT         RA or RB       CLK OUT         MOS/LVTTL Fall time       CLK OUT         put strobe position for bit 0       RA or RB         put strobe position for bit 1       put strobe position for bit 2         put strobe position for bit 3       put strobe position for bit 4         put strobe position for bit 5       put strobe position for bit 6         put strobe position for bit 1       put strobe position for bit 2         put strobe position for bit 4       put strobe position for bit 1         put strobe position for bit 1       put strobe position for bit 2         put strobe position for bit 4       put strobe position for bit 3         put strobe position for bit 5       put strobe position for bit 4         put strobe position for bit 5       put strobe position for bit 5         put strobe position for bit 6       A/RB± Skew margin <sup>(2)</sup> LK OUT Typical period range       LK OUT Pulse duration, clock high         LK OUT Pulse duration, clock low       ax/RBx Setup time to CLK OUT         ax/RBx Hold time to CLK OUT       ax/RBx Setup time to CLK OUT         ax/RBx Hold time to CLK OUT       ax/RBx Hold time to CLK OUT         ax/RBx Hold time to CLK OUT       cLK± to CLK OUT Propagation delay time		_	8.85	9.24	9.63	
t <sub>6</sub>	Input strobe position for bit 6		_	10.53	10.92	11.31	
t <sub>0</sub>	Input strobe position for bit 0			0.40	0.71	1.02	
t <sub>1</sub>	Input strobe position for bit 1		_	1.83	2.14	2.45	
t <sub>2</sub>	Input strobe position for bit 2		_	3.26	3.57	3.88	
t <sub>3</sub>	Input strobe position for bit 3		f = 100 MHz, See Figure 17	4.09	5.00	5.31	ns
t <sub>4</sub>	Input strobe position for bit 4		_	6.12	6.43	6.74	
t <sub>5</sub>	Input strobe position for bit 5		_	7.54	7.85	8.16	
t <sub>6</sub>	Input strobe position for bit 6		_	8.97	9.28	9.59	
	PA/PP Show matrix (2)		f = 85 MHz, See Figure 18	300			
t <sub>SK</sub>	RA/RBT Skew margin		f = 100 MHz, See Figure 18	200			ps
t <sub>c</sub>	CLK OUT Typical period range			10	Т	100	ns
t <sub>wH</sub>	CLK OUT Pulse duration, clock high			4.0	5	6.5	
t <sub>wL</sub>	CLK OUT Pulse duration, clock low		f - 95 MHz, Soo Figure 13	4.0	5	6.5	00
t <sub>su</sub>	aput strobe position for bit 5 aput strobe position for bit 6 aput strobe position for bit 0 aput strobe position for bit 1 aput strobe position for bit 2 aput strobe position for bit 3 aput strobe position for bit 4 aput strobe position for bit 5 aput strobe position for bit 6 cA/RB± Skew margin <sup>(2)</sup> cLK OUT Typical period range cLK OUT Pulse duration, clock high cLK OUT Pulse duration, clock low cax/RBx Setup time to CLK OUT cax/RBx Setup time to CLK OUT cax/RBx Hold time to CLK OUT		f = 85 MHz, See Figure 13	3.0			ns
t <sub>h</sub>	Rax/RBx Hold time to CLK OUT			3.5			
t <sub>wH</sub>	CLK OUT Pulse duration, clock high			3.0		5.0	
t <sub>wL</sub>	LK OUT Typical period range LK OUT Pulse duration, clock high LK OUT Pulse duration, clock low ax/RBx Setup time to CLK OUT ax/RBx Hold time to CLK OUT LK OUT Pulse duration, clock high LK OUT Pulse duration, clock low		f - 100 MHz, Soo Figure 12	3.0		5.0	20
t <sub>su</sub>	LK OUT Pulse duration, clock low		f = 100 MHz, See Figure 13	2.0			ns
t <sub>h</sub>	Rax/RBx Hold time to CLK OUT			2.5			
t <sub>pd(RCC)</sub>	RCLK± to CLK OUT Propagation de	lay time	At $T_A = 25^{\circ}C$ , $V_{CC} = 3.3$ V, See Figure 14		6	9	ns
t <sub>en(RPLL)</sub>	Receiver phase lock loop enable tim	е	See Figure 15			10	ms
t <sub>dis(R)</sub>	Receiver disable time		See Figure 16			1	μs


(1) (2)

All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . Receiver skew margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPos). This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and clock jitter (less than 150 ps).



SLLS653-JUNE 2005

### PARAMETER MEASUREMENT INFORMATION








Figure 2. LVDS Output Load




Figure 3. Receiver CMOS/LVTTL Output Load and Transition Times




Figure 4. Transmitter LVDS Transition Times




Figure 5. Transmitter Input Clock Transition Time

#### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 6. Transmitter Setup/Hold and High/Low Times (Falling Edge Strobe)








Figure 7. Transmitter Clock In to Clock Out Propagation Delay Time with R/F at V<sub>CC</sub>











## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 10. 14 Parallel TTL Data Inputs Mapped to LVDS Outputs




Figure 11. Transmitter Disable Time

### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 12. Transmitter LVDS Output Pulse Position Measurement




Figure 14. Receiver Clock In to Clock Out Propagation Delay Time

## PARAMETER MEASUREMENT INFORMATION (continued)






Figure 15. Receiver Phase Lock Loop Enable Time



### PARAMETER MEASUREMENT INFORMATION (continued)




- C Setup and hold time (internal data sampling window) defined by t<sub>STPOS</sub> (receiver input strobe position) min and max
- (2)  $t_n$  Transmitter output pulse position (min and max)
- (3) t<sub>SK</sub> = Cable skew (type, length) + source clock jitter (cycle to cycle) <sup>(5)</sup> + ISI (inter-symbol interference) <sup>(6)</sup>
- (4) Cable skew typically 10 ps to 40 ps per foot, media dependent
- (5) Cycle-to-cycle jitter is less than 150 ps at 85 MHz
- (6) ISI is dependent on interconnect length; may be zero

#### Figure 18. Receiver LVDS Input Skew Margin



#### **TYPICAL CHARACTERISTICS**



## APPLICATION INFORMATION

#### **Power Source Sequence**

There is no power-on sequence restriction to  $V_{CC}$ , LVDS  $V_{CC}$ , and PLL  $V_{CC}$ . In most applications, it is recommended to apply the same power source with the separate power planes and decoupling bypass capacitor groups. Use inductors to connect the different power planes.

#### Transmitter/Receiver Clock/Data Sequencing

There is no special requirement to the sequence of the input clock/data and enable signals. The input clock/data can be inserted after the enable signal is active. It is not necessary to cycle the enable signal when the clock/data is stopped and reapplied, like with the case of changing video modes within a graphics controller. When TX ENABLE pin is pulled low, the LVDS outputs of a SN75LVDT1422 transmitter are high-impedance, the PLL is shut down, and the transmitter is reset. When RX ENABLE is pulled low, the single-ended outputs of a SN75LVDT1422 receiver are at low status, the PLL is shut down, and the receiver is reset.

#### Spread Spectrum Clock Support

The transmitter of the SN75LVDT1422 accepts spread spectrum clocking signal type inputs. The outputs accurately track spread spectrum clock/data inputs with modulation frequencies of up to 100 kHz (max) with either center spread of  $\pm 2.5\%$  or down spread -5% deviations.

#### **Receiver Failsafe Feature**

The receiver input failsafe bias circuitry ensures a stable output with known status while the receiver inputs are left floating.

When the receiver enable pin is active and a valid clock signal appears at the clock input, all of the data outputs are high if the data inputs are floating or idle. When the receiver enable pin is active and the clock input is floating, the last valid state is maintained on the data channels if the inputs are floating or idle. When the receiver enable pin is inactive, both data and clock outputs are kept low without considering the input status.

In an application with an unused data input, it is recommended to leave it open.

#### **Receiver Failsafe Summary**

RX ENABLE	DATA CHANNEL STATUS	CLOCK CHANNEL STATUS	FAILSAFE RESULT			
KA ENADLE	DATA CHANNEL STATUS	CLOCK CHANNEL STATUS	DATA	CLOCK		
High	Floating/Idle	Valid clock signal	High	Clock		
High	Floating/Idle	Floating/Idle	Last state	Low		
Low	Don't Care	Don't Care	Low	Low		

#### **Transmitter Input, Receiver Output Pins**

The single-ended I/O pins and control input pins are compatible with LVCMOS and LVTTL levels only. These pins are not 5-V tolerant.



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN75LVDT1422PAG	ACTIVE	TQFP	PAG	64	160	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-10 to 70	LVDT1422	Samples
SN75LVDT1422PAGR	ACTIVE	TQFP	PAG	64	1500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-10 to 70	LVDT1422	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020



Texas

www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
r	·

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVDT1422PAGR	TQFP	PAG	64	1500	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Oct-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75LVDT1422PAGR	TQFP	PAG	64	1500	350.0	350.0	43.0


## Texas Instruments

www.ti.com

### TRAY



5-Oct-2022



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
SN75LVDT1422PAG	PAG	TQFP	64	160	8 x 20	150	315	135.9	7620	15.2	13.1	13

# **MECHANICAL DATA**

MTQF006A - JANUARY 1995 - REVISED DECEMBER 1996

#### PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026



# LAND PATTERN DATA



A. All linear dimensions are in millimeters.B. This drawing is subject to change without no

- B. This drawing is subject to change without notice.
   C. Laser cutting apertures with trapezoidal walls and also rounding corner
  - C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# LAND PATTERN DATA



A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated