





# **DUAL DIFFERENTIAL PECL DRIVER/RECEIVER**

### **FEATURES**

- **Functional Replacement for the Agere BTF1A**
- **Driver Features** 
  - Third-State Logic Low Output
  - ESD Protection HBM > 3 kV, CDM > 2 kV
  - No Line Loading when V<sub>CC</sub> = 0
  - Capable of Driving 50-Ω loads
  - 2.0-ns Maximum Propagation Delay
  - 0.2-ns Output Skew (typical)
- **Receiver Features** 
  - High-Input Impedance Approximately 8 kΩ
  - 4.0-ns Maximum Propagation Delay
  - 50-mV Hysteresis
  - Slew Rate Limited (1 ns min 80% to 20%)
  - ESD Protection HBM > 3 kV, CDM > 2 kV
  - -1.1-V to 7.1-V Input Voltage Range
- **Common Device Features** 
  - Common Enable for Each Driver/Receiver Pair
  - Operating Temperature Range: -40°C to
  - Single 5.0 V ± 10% Supply
  - Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Package

### DESCRIPTION

The TB5T1 device is a dual differential driver/receiver circuit that transmits and receives digital data over balanced transmission lines. The dual drivers translate input TTL logic levels to differential pseudo-ECL output levels. The dual receivers convert differential-input logic levels to TTL output levels. Each driver or receiver pair has its own common enable control allowing serial data and a control clock to be transmitted and received on a single integrated circuit. The TB5T1 requires the customer to supply termination resistors on the circuit board.

The power-down loading characteristics of the receiver input circuit are approximately 8 kΩ relative to the power supplies; hence, it does not load the transmission line when the circuit is powered down.

In circuits with termination resistors, the line remains impedance- matched when the circuit is powered down. The driver does not load the line when it is powered down.


All devices are characterized for operation from -40°C to 85°C.

The logic inputs of this device include internal pull-up resistors of approximately 40 kΩ that are connected to V<sub>CC</sub> to ensure a logical high level input if the inputs are open circuited.

#### **PIN ASSIGNMENTS** DW AND D PACKAGE (TOP VIEW)

RO1	1 ()	16	RI1
DI1	2	15	RI1
VCC	3	14	D01
ED 🗀	4	13	D01
ER	5	12	DO2
GND 🗀	6	11	D02
DI2	7	10	RI2
RO2	8	9	RI2
			ı

### **FUNCTIONAL BLOCK DIAGRAM**



## **Enable Truth Table**

ED	ER	D1	D2	R1	R2
0	0	Active	Active	Active	Active
1	0	Disabled	Disabled	Active	Active
0	1	Active	Active	Disabled	Disabled
1	1	Disabled	Disabled	Disabled	Disabled



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **ORDERING INFORMATION**

PART NUMBER	PART MARKING	PACKAGE <sup>(1)</sup>	LEAD FINISH	STATUS
TB5T1DW	TB5T1	Gull-Wing SOIC	NiPdAu	Production
TB5T1D	TB5T1	SOIC	NiPdAu	Production

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.

## **POWER DISSIPATION RATINGS**

PACKAG E	CIRCUIT BOARD MODEL	POWER RATING T <sub>A</sub> ≤ 25°C	THERMAL RESISTANCE, JUNCTION-TO-AMBIENT WITH NO AIR FLOW	DERATING FACTOR (1)  T <sub>A</sub> ≥ 25°C	POWER RATING T <sub>A</sub> = 85°C
D	Low-K <sup>(2)</sup>	752 mW	132.8°C/W	7.5 mW/°C	301 mW
U	High-K <sup>(3)</sup>	1160 mW	85.8°C/W	11.7 mW/°C	466 mW
DW	Low-K <sup>(2)</sup>	814 mW	122.7°C/W	8.2 mW/°C	325 mW
DW	High-K <sup>(3)</sup>	1200 mW	83.1°C/W	12 mW/°C	481 mW

- (1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted with no air flow.
- (2) In accordance with the low-K thermal metric definitions of EIA/JESD51-3.
- (3) In accordance with the high-K thermal metric definitions of EIA/JESD51-7.

## THERMAL CHARACTERISTICS

	PARAMETER	PACKAGE	VALUE	UNIT
$\theta_{JB}$	Junction-to-board thermal resistance	D	48.4	°C/W
	Junction-to-board thermal resistance	DW	55.2	°C/W
0	Junction-to-case thermal resistance	D	45.1	°C/W
$\theta_{\sf JC}$		DW	48.1	°C/W

Product Folder Link(s): TB5T1

Copyright © 2003–2007, Texas Instruments Incorporated



## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

			UNIT
Supply volta	Supply voltage, V <sub>CC</sub>		0 V to 6 V
Magnitude of differential bus (input) voltage,  V <sub>RI1</sub> - V <sub>RI1</sub>  ,  V <sub>RI2</sub> - V <sub>RI2</sub>		8.4 V	
ESD	Human Body Model (2)	All pins	±3 kV
ESD	Charged-Device Model (3)	All pins	±2 kV
Continuous	power dissipation	See Dissipation Rating Table	
Storage ten	Storage temperature, T <sub>stg</sub>		-65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	V
Bus pin input voltage, $V_{Rl1}$ , $V_{Rl2}$ , or $V_{Rl2}$	-1.2 <sup>(1)</sup>		7.2	V
Magnitude of differential input voltage,  V <sub>RI1</sub> - V <sub>RI1</sub>  ,  V <sub>RI2</sub> - V <sub>RI2</sub>	0.1		6	V
Operating free-air temperature, T <sub>A</sub>	-40		85	°C

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet, unless otherwise noted.

## **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CC</sub> Supp	Supply aurrent	Outputs disabled			40	mA
	Supply current	Outputs enabled			40	mA

Copyright © 2003–2007, Texas Instruments Incorporated

Submit Documentation Feedback

Tested in accordance with JEDEC Standard 22, Test Method A114-A. Tested in accordance with JEDEC Standard 22, Test Method C101.



#### THIRD STATE

A TB5T1 driver produces pseudo-ECL levels and has a third state mode, which is different from a conventional TTL device. When a TB5T1 driver is placed in the third state, the base of the output transistors are pulled low, bringing the outputs below the active-low level of standard PECL devices. (For example: The TB5T1 low output level is typically 2.7 V, while the third state noninverting output level is typically 1.2 V.) In a bidirectional, multipoint bus application, the driver of one device, which is in its third state, can be back driven by another driver on the bus whose voltage in the low state is lower than the 3-stated device. This could be due to differences between individual driver's power supplies. In this case, the device in the third state controls the line, thus clamping the line and reducing the signal swing. If the difference between the driver power supplies is small, this consideration can be ignored. Again using the TB5T1 driver as an example, a typical supply voltage difference between separate drivers of > 2 V can exist without significantly affecting the amplitude of the signal.

### DRIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	Output high voltage <sup>(1)</sup>			V <sub>CC</sub> - 1.8	V <sub>CC</sub> - 1.3	V <sub>CC</sub> - 0.8	V
V <sub>OL</sub>	Output low voltage <sup>(1)</sup>			V <sub>OH</sub> - 1.4	V <sub>OH</sub> - 1.2	V <sub>OH</sub> - 0.7	V
V <sub>OD</sub>	Differential output voltage,  V <sub>OH</sub> - V <sub>OL</sub>			0.7	1.1	1.4	V
V <sub>OH</sub>	Output high voltage <sup>(1)</sup>			V <sub>CC</sub> - 1.8	V <sub>CC</sub> - 1.3	V <sub>CC</sub> - 0.8	V
V <sub>OL</sub>	(4)		T <sub>A</sub> = 0C to 85C	V <sub>OH</sub> - 1.4	V <sub>OH</sub> - 1.1	V <sub>OH</sub> - 0.5	V
V <sub>OD</sub>	Differential output voltage,  V <sub>OH</sub> - V <sub>OL</sub>			0.5	1.1	1.4	V
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output vo	ltage	C <sub>L</sub> = 5 pF, See Figure 7		230	600	mV
V <sub>OZH</sub>	Third state output high voltage <sup>(1)</sup>	DO1, DO2		1.4	1.8	2.2	
V <sub>OZD</sub>	Third state deferential output voltage <sup>(1)</sup>	V <sub>DOn</sub> - V <sub>DOn</sub>	V <sub>CC</sub> = 4.5 V	-0.47 <sup>(2)</sup>	-0.6		V
V <sub>IL</sub>	Input low voltage (3)		V <sub>CC</sub> = 5.5 V			0.8	V
V <sub>IH</sub>	Input high voltage		V <sub>CC</sub> = 4.5 V	2			V
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = 4.5 \text{ V}, I_{I} = -5 \text{ mA}$			-1 <sup>(2)</sup>	V
	Chart singuit autout auropat(4)		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V			-250 <sup>(2)</sup>	mA
Ios	Short-circuit output current (4)		$V_{CC} = 5.5 \text{ V}, V_{OD} = 0 \text{ V}$			10 <sup>(2)</sup>	mA
I <sub>IL</sub>	Input low current		$V_{CC} = 5.5 \text{ V}, V_{I} = 0.4 \text{ V}$			-400 <sup>(2)</sup>	Α
I <sub>IH</sub>	Input high current		$V_{CC} = 5.5 \text{ V}, V_{I} = 2.7 \text{ V}$			20	Α
I <sub>IH</sub>	Input reverse current		$V_{CC} = 5.5 \text{ V}, V_{I} = 5.5 \text{ V}$			100	Α
C <sub>IN</sub>	Input Capacitance				5		pF

<sup>(1)</sup> Values are with terminations as per Figure 6.

Submit Documentation Feedback

<sup>(2)</sup> This parameter is listed using a magnitude and polarity/direction convention, rather than an algebraic convention, to match the original Agere data sheet.

<sup>(3)</sup> The input levels and difference voltage provide no noise immunity and should be tested only in a static, noise-free environment.

<sup>(4)</sup> Test must be performed one lead at a time to prevent damage to the device. No test circuit attached.



## RECEIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OL</sub>	Output low voltage		$V_{CC} = 4.5 \text{ V}, I_{OL} = 8.0 \text{ mA}$			0.4	V
V <sub>OH</sub>	Output high voltage		$V_{CC} = 4.5 \text{ V}, I_{OH} = -400 \mu\text{A}$	2.4			V
V <sub>IL</sub>	Enable input low voltage <sup>(1)</sup>		V <sub>CC</sub> = 5.5 V			0.8	V
V <sub>IH</sub>	Enable input high voltage <sup>(1)</sup>		V <sub>CC</sub> = 4.5 V	2			V
V <sub>IK</sub>	Enable input clamp voltage		$V_{CC} = 4.5 \text{ V}, I_{I} = -5 \text{ mA}$			-1 <sup>(2)</sup>	V
$V_{TH+}$	Positive-going differential input threshold voltage <sup>(1)</sup>	V <sub>Rin</sub> - V <sub>Rin</sub>	n = 1 or 2			100	mV
V <sub>TH-</sub>	Negative-going differential input threshold voltage <sup>(1)</sup>	V <sub>Rin</sub> - V <sub>Rin</sub>	n = 1 or 2			-100 <sup>(2)</sup>	mV
$V_{HYST}$	Differential input threshold voltage hysteresis	(V <sub>TH+</sub> - V <sub>TH-</sub> )			50		mV
I <sub>OZL</sub>	Off-state output low current (high Z)		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.4 V			-20 <sup>(2)</sup>	μA
I <sub>OZH</sub>	Off-state output high current (high Z)		$V_{CC} = 5.5 \text{ V}, V_{O} = 2.4 \text{ V}$			20	μΑ
Ios	Short circuit output current <sup>(3)</sup>		V <sub>CC</sub> = 5.5 V			-100 <sup>(2)</sup>	mA
I <sub>IL</sub>	Enable input low current		V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V			-400 <sup>(2)</sup>	μΑ
I <sub>IH</sub>	Enable input high current		V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.7 V			20	μΑ
I <sub>IH</sub>	Enable input reverse current		V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V			100	μΑ
IIL	Differential input low current		V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = -1.2 V			-2 <sup>(2)</sup>	mA
I <sub>IH</sub>	Differential input high current		$V_{CC} = 5.5V, V_{IN} = 7.2 V$			1	mA
R <sub>O</sub>	Output resistance				20		Ω

<sup>(1)</sup> The input levels and difference voltage provide no noise immunity and should be tested only in a static, noise-free environment.

## **DRIVER SWITCHING CHARACTERISTICS**

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>P1</sub>	Propagation delay time, input high to output <sup>(1)</sup>	C <sub>L</sub> = 5 pF, See Figure 2 and Figure 6		1.2	2	ns
t <sub>P2</sub>	Propagation delay time, input low to output <sup>(1)</sup>			1.2	2	ns
$\Delta t_P$	Capacitive delay			0.01	0.03	ns/pF
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output	C <sub>L</sub> = 5 pF, See Figure 3 and Figure 6		8	12	ns
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output			7	12	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output			4	12	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output			5	12	ns
t <sub>skew1</sub>	Output skew,  t <sub>P1</sub> - t <sub>P2</sub>	C <sub>L</sub> = 5 pF, See Figure 2 and Figure 6		0.15	0.3	ns
t <sub>skew2</sub>	Output skew,  t <sub>PHH</sub> - t <sub>PHL</sub>  ,  t <sub>PLH</sub> - t <sub>PLL</sub>			0.15	1.1	ns
t <sub>skew(pp)</sub>	Part-to-part skew <sup>(2)</sup>			0.1	1	ns
$\Delta t_{skew}$	Output skew, difference between drivers				0.3	ns
t <sub>TLH</sub>	Rise time (20%-80%)			0.7	2	ns
t <sub>THL</sub>	Fall time (80%-20%)			0.7	2	ns

<sup>(1)</sup> Parameters t<sub>P1</sub> and t<sub>P2</sub> are measured from the 1.5 V point of the input to the crossover point of the outputs (see Figure 2).

Copyright © 2003–2007, Texas Instruments Incorporated

Submit Documentation Feedback

<sup>(2)</sup> This parameter is listed using a magnitude and polarity/direction convention, rather than an algebraic convention, to match the original Agere data sheet.

<sup>(3)</sup> Test must be performed one lead at a time to prevent damage to the device.

<sup>(2)</sup> t<sub>skew(pp)</sub> is the magnitude of the difference in propagation delay times between any specified outputs of two devices when both devices operate with the same supply voltage, at the same temperature, and have identical packages and test circuits.




## RECEIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	$C_L = 0 \text{ pF}^{(1)}$ , See Figure 4 and Figure 8		2.5	4	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 0 pr · · · , See Figure 4 and Figure 8		2.5	4	ns
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	C <sub>I</sub> = 15 pF, See Figure 4 and Figure 8		3	5.5	no
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	CL = 15 pr, See Figure 4 and Figure 8		3	5.5	ns
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output	C F pF Coo Figure 5 and Figure 0		6	12	ns
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output	C <sub>L</sub> = 5 pF, See Figure 5 and Figure 9		6	12	ns
	Pulse width distortion,  t <sub>PHL</sub> - t <sub>PLH</sub>	Load capacitance (C <sub>L</sub> ) = 10 pF, See Figure 4 and Figure 8			0.7	ns
t <sub>skew1</sub>		Load capacitance (C <sub>L</sub> ) = 150 pF, See Figure 4 and Figure 8			4	ns
A+	Part-to-part output waveform skew <sup>(2)</sup>	$C_L$ = 10 pF, $T_A$ = 75°C, See Figure 4 and Figure 8		0.8	1.4	ns
Δt <sub>skew1pp</sub>	Part-to-part output wavelorm skew	$C_L$ = 10 pF, $T_A$ = -40°C to 85°C, See Figure 4 and Figure 8			1.5	ns
$\Delta t_{\text{skew}}$	Same part output waveform skew (2)	C <sub>L</sub> = 10 pF, See Figure 4 and Figure 8			0.3	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output	C 10 pF See Figure 5 and Figure 9		3	12	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output	C <sub>L</sub> = 10 pF, See Figure 5 and Figure 8		4	12	ns
t <sub>TLH</sub>	Rise time (20%—80%)	C <sub>1</sub> = 10 pF, See Figure 5 and Figure 8	1		4	ns
t <sub>THL</sub>	Fall time (80%—20%)	C <sub>L</sub> = 10 μr, See rigule 5 and rigule 8	1		4	ns

- (1) The propagation delay values with a 0 pF load are based on design and simulation.
- (2) Output waveform skews are when devices operate with the same supply voltage, same temperature, have the same packages and the same test circuits.



NOTE: This graph is included as an aid to the system designers. Total circuit delay varies with load capacitance. The total delay is the sum of the delay due to external capacitance and the intrinsic delay of the device. Intrinsic delay is listed in the table above as the 0 pF load condition. The incremental increase in delay between the 0 pF load condition and the actual total load capacitance represents the extrinsic, or external delay contributed by the load.

Figure 1. Typical Propagation Delay vs Load Capacitance at 25°C



# PARAMETER MEASUREMENT INFORMATION





Figure 2. Driver Propagation Delay Times



A. NOTE: In the third state, OUTPUT is 0.47 V (minimum) more negative than OUTPUT.

Figure 3. Driver Enable and Disable Delay Times for a High Input



# PARAMETER MEASUREMENT INFORMATION (continued)




Figure 4. Receiver Propagation Delay Times





Figure 5. Receiver Enable and Disable Timing

Parametric values specified under the Electrical Characteristics and Timing Characteristics sections for the data transmission driver devices are measured with the following output load circuits.




C, includes test-fixture and probe capacitance.

Figure 6. Driver Test Circuit



# PARAMETER MEASUREMENT INFORMATION (continued)



A. NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f$  = 1 ns, pulse repetition rate (PRR) = 0.25 Mbps, pulse width = 500  $\pm$  10 ns.  $C_P$  includes the instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of  $V_{OS(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 7. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




Figure 8. Receiver Propagation Delay Time and Enable Time (tpzH, tpzL) Test Circuit





Figure 9. Receiver Disable Time (t<sub>PHZ</sub>, t<sub>PLZ</sub>) Test Circuit





# **TYPICAL CHARACTERISTICS**






# **TYPICAL CHARACTERISTICS (continued)**









### APPLICATION INFORMATION

# **Power Dissipation**

The power dissipation rating, often listed as the package dissipation rating, is a function of the ambient temperature,  $T_A$ , and the airflow around the device. This rating correlates with the device's maximum junction temperature, sometimes listed in the absolute maximum ratings tables. The maximum junction temperature accounts for the processes and materials used to fabricate and package the device, in addition to the desired life expectancy.

There are two common approaches to estimating the internal die junction temperature,  $T_J$ . In both of these methods, the device internal power dissipation  $P_D$  needs to be calculated This is done by totaling the supply power(s) to arrive at the system power dissipation:

$$\sum (V_{Sn} \times I_{Sn})$$

and then subtracting the total power dissipation of the external load(s):

$$\sum (V_{Ln} \times I_{Ln})$$

The first  $T_J$  calculation uses the power dissipation and ambient temperature, along with one parameter:  $\theta_{JA}$ , the junction-to-ambient thermal resistance, in degrees Celsius per watt.

The product of  $P_D$  and  $\theta_{JA}$  is the junction temperature rise above the ambient temperature. Therefore:

$$T_J = T_A + (P_D \times \theta_{JA})$$

Note that  $\theta_{JA}$  is highly dependent on the PCB on which the device is mounted and on the airflow over the device and PCB. JEDEC/EIA has defined standardized test conditions for measuring  $\theta_{JA}$ . Two commonly used conditions are the low-K and the high-K boards, covered by EIA/JESD51-3 and EIA/JESD51-7 respectively. Figure 17 shows the low-K and high-K values of  $\theta_{JA}$  versus air flow for this device and its package options.




Figure 17. Thermal Impedance vs Air Flow

The standardized  $\theta_{JA}$  values may not accurately represent the conditions under which the device is used. This can be due to adjacent devices acting as heat sources or heat sinks, to nonuniform airflow, or to the system PCB having significantly different thermal characteristics than the standardized test PCBs. The second method of system thermal analysis is more accurate. This calculation uses the power dissipation and ambient temperature, along with two device and two system-level parameters:

- $\theta_{JC}$ , the junction-to-case thermal resistance, in degrees Celsius per watt
- $\theta_{JB}$ , the junction-to-board thermal resistance, in degrees Celsius per watt
- $\theta_{\text{CA}}$ , the case-to-ambient thermal resistance, in degrees Celsius per watt
- θ<sub>BA</sub>, the board-to-ambient thermal resistance, in degrees Celsius per watt.

In this analysis, there are two parallel paths, one through the case (package) to the ambient, and another through the device to the PCB to the ambient. The system-level junction-to-ambient thermal impedance,  $\theta_{\text{JA(S)}}$ , is the equivalent parallel impedance of the two parallel paths:

$$T_{J} = T_{A} + \left(P_{D} \times \theta_{JA(S)}\right)$$

where

$$\theta_{\mathsf{JA}(\mathsf{S})} = \frac{\left[\left(\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}}\right) \times \left(\theta_{\mathsf{JB}} + \theta_{\mathsf{BA}}\right)\right]}{\left(\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}} + \theta_{\mathsf{JB}} + \theta_{\mathsf{BA}}\right)}$$

Submit Documentation Feedback

Copyright © 2003–2007, Texas Instruments Incorporated



### **Load Circuits**

The test load circuits shown in Figure 6 and Figure 7 are based on a recommended pi type of load circuit shown in Figure 18. The  $100-\Omega$  differential load resistor  $R_T$  at the receiver provide proper termination for the interconnecting transmission line, assuming it has a  $100-\Omega$  characteristic impedance. The two resistors  $R_S$  to ground at the driver end of the transmission line link provide dc current paths for the emitter follower output transistors. The two resistors to ground normally should not be placed at the receiver end, as they shunt the termination resistor, potentially creating an impedance mismatch with undesirable reflections.




Figure 18. A Recommended pi Load Circuit

Another common load circuit, a Y load, is shown in Figure 19. The receiver-end line termination of  $R_T$  is provided by the series combination of the two  $R_{T/2}$  resistors, while the dc current path to ground is provided by the single resistor  $R_S$ . Recommended values, as a function of the nominal supply voltage range, are indicated in the figure.




Figure 19. A Recommended Y Load Circuit

An additional load circuit, similar to one commonly used with ECL and PECL, is shown in Figure 20.




Figure 20. A Recommended PECL-Style Load Circuit

An important feature of all of these recommended load circuits is that they ensure that both of the emitter follower output transistors remain active (conducting current) at all times. When deviating from these recommended values, it is important to make sure that the low-side output transistor does not turn off. Failure to do so increases the  $t_{skew2}$  and  $V_{OC(PP)}$  values, increasing the potential for electromagnetic radiation.

www.ti.com 5-Dec-2021

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TB5T1D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5T1	Samples
TB5T1DW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TB5T1	Samples
TB5T1DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5T1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 5-Dec-2021

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

# **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TB5T1D	D	SOIC	16	40	505.46	6.76	3810	4
TB5T1DW	DW	SOIC	16	40	506.98	12.7	4826	6.6

# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



## NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated