



SLLS533E - MAY 2002 - REVISED AUGUST 2009

www.ti.com

HIGH OUTPUT RS-485 TRANSCEIVERS

Check for Samples: SN65HVD05, SN65HVD06, SN75HVD05, SN65HVD07, SN75HVD06, SN75HVD07

FEATURES

- Minimum Differential Output Voltage of 2.5 V Into a 54- Ω Load
- Open-Circuit, Short-Circuit, and Idle-Bus Failsafe Receiver
- 1/8th Unit-Load Option Available (Up to 256 Nodes on the Bus)
- Bus-Pin ESD Protection Exceeds 16 kV HBM
- Driver Output Slew Rate Control Options
- Electrically Compatible With ANSI TIA/EIA-485-A Standard
- Low-Current Standby Mode: 1 µA Typical
- Glitch-Free Power-Up and Power-Down
 Protection for Hot-Plugging Applications
- Pin Compatible With Industry Standard SN75176

APPLICATIONS

- Data Transmission Over Long or Lossy Lines or Electrically Noisy Environments
- Profibus Line Interface
- Industrial Process Control Networks
- Point-of-Sale (POS) Networks
- Electric Utility Metering
- Building Automation
- Digital Motor Control

DIFFERENTIAL OUTPUT VOLTAGE



DESCRIPTION

SN65HVD05. The SN75HVD05. SN65HVD06. SN75HVD06, SN65HVD07, SN75HVD07 and combine a 3-state differential line driver and differential line receiver. They are designed for balanced data transmission and interoperate with ANSI TIA/EIA-485-A and ISO 8482E standard-compliant devices. The driver is designed to provide a differential output voltage greater than that required by these standards for increased noise margin. The drivers and receivers have active-high and active-low enables respectively, which can be externally connected together to function as direction control.

The driver differential outputs and receiver differential inputs connect internally to form a differential input/ output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or not powered. These devices feature wide positive and negative common-mode voltage ranges, making them suitable for party-line applications.



53

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN65HVD05, SN65HVD06 SN75HVD05, SN65HVD07 SN75HVD06, SN75HVD07 SLLS533E - MAY 2002 - REVISED AUGUST 2009



www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

				PART NUMBER ⁽²⁾		MARK	ED AS
SIGNALING RATE	UNIT LOAD	DRIVER OUTPUT SLOPE CONTROL	T _A			PLASTIC DUAL-IN-LINE PACKAGE (PDIP)	SMALL OUTLINE IC (SOIC) PACKAGE
40 Mbps	1/2	No		SN65HVD05D	SN65HVD05P	65HVD05	VP05
10 Mbps	1/8	Yes	–40°C to 85°C	SN65HVD06D	SN65HVD06P	65HVD06	VP06
1 Mbps	1/8	Yes	-	SN65HVD07D	SN65HVD07P	65HVD07	VP07
40 Mbps	1/2	No		SN75HVD05D	SN75HVD05P	75HVD05	VN05
10 Mbps	1/8	Yes	0°C to 70°C	SN75HVD06D	SN75HVD06P	75HVD06	VN06
1 Mbps	1/8	Yes		SN75HVD07D	SN75HVD07P	75HVD07	VN07

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) The D package is available taped and reeled. Add an R suffix to the device type (i.e., SN65HVD05DR).

PACKAGE DISSIPATION RATINGS

(See Figure 12 and Figure 13)

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE $T_A = 25^{\circ}C$	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D ⁽²⁾	710 mW	5.7 mW/°C	455 mW	369 mW
D ⁽³⁾	1282 mW	10.3 mW/°C	821 mW	667 mW
Р	1000 mW	8.0 m W/°C	640 mW	520 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

(2) Tested in accordance with the Low-K thermal metric definitions of EIA/JESD51-3

(3) Tested in accordance with the High-K thermal metric definitions of EIA/JESD51-7

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾ (2)

			SN65HVD05, SN65HVD06, SN65HVD07 SN75HVD05, SN75HVD06, SN75HVD07
Supply voltage range, V_C	С		–0.3 V to 6 V
Voltage range at A or B			–9 V to 14 V
Input voltage range at D,	DE, R or RE	-0.5 V to V _{CC} + 0.5 V	
Voltage input range, transient pulse, A and B, through 100 Ω (see Figure 11)			–50 V to 50 V
Receiver output current, I	0		-11 mA to 11mA
	Human bady madal ⁽³⁾	A, B, and GND	16 kV
Electrostatic discharge		All pins	4 kV
	Charged-device model ⁽⁴⁾	All pins	1 kV
Continuous total power di	issipation		See Dissipation Rating Table

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under" recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

Submit Documentation Feedback

Copyright © 2002–2009, Texas Instruments Incorporated

2

3

SLLS533E - MAY 2002 - REVISED AUGUST 2009

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM MAX	UNIT
Supply voltage, V _{CC}		4.5	5.5	V
Voltage at any bus terminal (separate	ely or common mode) V _I or V _{IC}	-7 ⁽¹⁾	12	V
High-level input voltage, V _{IH}	D, DE, RE	2		V
Low-level input voltage, VIL	D, DE, RE		0.8	V
Differential input voltage, VID (see Fig	jure 7)	-12	12	V
	Driver	-100	100 8	~ ^
High-level output current, I _{OH}	Receiver	-8		mA
	Driver		NON NAX 4.5 5.5 -7 ⁽¹⁾ 12 2 0.8 -12 12 -100 - -8 100 -8 100 -40 85 0 70	
Low-level output current, I _{OL}	Receiver			mA
	SN65HVD05		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Supply voltage, V_{CC} Voltage at any bus terminal (separately or common mode) V_I or V_{IC} High-level input voltage, V_{IH} D, DE, \overline{RE} Low-level input voltage, V_{IL} D, DE, \overline{RE} Differential input voltage, V_{ID} (see Figure 7) High-level output current, I_{OH} Driver Receiver Low-level output current, I_{OL} Driver Receiver SN65HVD05 SN65HVD06 SN75HVD06 SN75HVD06 SN75HVD07	-40	85	°C	
	SN65HVD07	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
Low-level input voltage, V _{IL} Differential input voltage, V _{ID} (see Fig High-level output current, I _{OH} Low-level output current, I _{OL}	SN75HVD05			
	SN75HVD06	0	70	°C
	SN75HVD07			

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

DRIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER		TEST CO	NDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IK}	Input clamp voltage		I _I = -18 mA	-1.5			V		
			No Load				V _{CC}		
V _{OD}	Differential output voltage		$R_L = 54 \Omega$, See Figure 4		2.5			V	
			$V_{\text{test}} = -7 \text{ V to } 12 \text{ V}, 3$	See Figure 2	2.2				
$\Delta V_{OD} $	Change in magnitude of differential voltage	output	See Figure 4 and Fig	ure 2	-0.2		0.2	V	
V _{OC(SS)}	Steady-state common-mode output	voltage			2.2		3.3	V	
$\Delta V_{OC(SS)}$	Change in steady-state common-mo output voltage	ode	See Figure 3		-0.1		0.1	V	
		HVD05	See Figure 3			600			
V _{OC(PP)}	Peak-to-peak common-mode	HVD06				500		mV	
	output voltage	HVD07				900			
I _{OZ}	High-impedance output current		See receiver input currents						
		D			-100		0		
II.	Input current	DE	-		0		100	μΑ	
I _{OS}	Short-circuit output current		$-7 \text{ V} \leq \text{V}_{O} \leq 12 \text{ V}$		-250		250	mA	
C _(diff)	Differential output capacitance		$V_{ID} = 0.4 \sin (4E6\pi t)$	+ 0.5 V, DE at 0 V		16		pF	
			RE at V _{CC} , D and DE at V _{CC} , No load	Receiver disabled and driver enabled		9	15	mA	
Icc	Supply current		$\ensuremath{\overline{\text{RE}}}$ at $V_{CC},$ D at V_{CC} DE at 0 V, No load	Receiver disabled and driver disabled (standby)		1	5	μA	
			RE at 0 V, D and DE at V _{CC} , No load	Receiver enabled and driver enabled		9	15	mA	

(1) All typical values are at 25°C and with a 5-V supply.

SLLS533E - MAY 2002 - REVISED AUGUST 2009

DRIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

www.ti.com

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
		HVD05			6.5	11		
t _{PLH}	Propagation delay time, low-to-high-level output	HVD06			27	40	ns	
		HVD07			250	400		
		HVD05			6.5	11		
t _{PHL}	Propagation delay time, high-to-low-level output	HVD06			27	40	ns	
		HVD07			250	400		
		HVD05		2.7	3.6	6		
t _r	Differential output signal rise time	HVD06		18	28	55	ns	
		HVD07	$R_1 = 54 \Omega, C_1 = 50 pF,$	150	300	450		
		HVD05	See Figure 4	2.7	3.6	6		
t _f	Differential output signal fall time	output signal fall time HVD06 18	28	55	ns			
		HVD07		150 3	300	450	ns	
		HVD05	-			2		
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	HVD06				2.5		
		HVD07				10		
		HVD05	1VD05			3.5		
t _{sk(pp)} ⁽²⁾	_{p)} ⁽²⁾ Part-to-part skew	HVD06				14	ns	
		HVD07	-			100		
		HVD05		25 45			ns	
t _{PZH1}	Propagation delay time,	HVD06	-					
	high impedance to high level output	HVD07	$\overline{\text{RE}}$ at 0 V, R ₁ = 110 Ω ,	250				
		HVD05	See Figure 5			25		
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output	HVD06		60			ns	
	high level to high impedance output	HVD07				250		
		HVD05				15		
t _{PZL1}	Propagation delay time, high-impedance-to-low-level	HVD06				45	ns	
	ouput	HVD07	\overline{RE} at 0 V, $R_1 = 110 \Omega$,			200		
			See Figure 6			14		
t _{PLZ}	Propagation delay time, low-level-to-high-impedance	HVD06				90	ns	
	ouput	HVD07		550				
t _{PZH2}	Propagation delay time, standby-to-high-level output		$R_L = 110\Omega$, \overline{RE} at 3 V, See Figure 5			6	μs	
t _{PZL2}	Propagation delay time, standby-to-low-level output		$R_L = 110 \Omega$, \overline{RE} at 3 V, See Figure 6			6	μs	

(1) All typical values are at 25°C and with a 5-V supply.

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

Product Folder Link(s): SN65HVD05 SN65HVD06 SN75HVD05 SN65HVD07 SN75HVD06 SN75HVD07

4



5

SLLS533E - MAY 2002 - REVISED AUGUST 2009

www.ti.com

RECEIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER		Т	EST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	ut	I _O = -8 mA					-0.01	M
V _{IT-}	Negative-going inp threshold voltage	out	I _O = 8 mA			-0.2			v
V _{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})	9					35		mV
V _{IK}	Enable-input clam	p voltage	I _I = -18 mA			-1.5			V
V _{OH}	High-level output	voltage	V _{ID} = 200 mV,	I _{OH} = -8 mA,	See Figure 7	4			V
V _{OL}	Low-level output v	oltage	V _{ID} = -200 mV,	I _{OL} = 8 mA,	See Figure 7			0.4	V
I _{OZ}	High-impedance-s output current	tate	$V_{O} = 0$ or V_{CC}	$\overline{\text{RE}}$ at V _{CC}		-1		1	μA
				V_A or $V_B = 12 V$			0.23	0.5	
	Bus input current	s input current HVD05 Other input HVD06 HVD07 Other input		$V_A \text{ or } V_B = 12 \text{ V},$	$V_{CC} = 0 V$		0.3	0.5	0.5 mA
			Other Inputat 0 V	V_A or $V_B = -7 V$		-0.4	0.13		
				V_A or $V_B = -7 V$,	$V_{CC} = 0 V$	-0.4	0.15		
II.			Other inputat 0 V	V_A or V_B = 12 V			0.06	0.1	mA
				$V_A \text{ or } V_B = 12 \text{ V},$	$V_{CC} = 0 V$		0.08	0.13	
				$V_A \text{ or } V_B = -7 \text{ V}$		-0.1	0.05		
				V_A or $V_B = -7$ V,	$V_{CC} = 0 V$	-0.05	0.03		
I _{IH}	<u>Hig</u> h-level input cu RE	urrent,	V _{IH} = 2 V			-60	26.4		μA
IIL	Low-level input cu	rrent, RE	V _{IL} = 0.8 V			-60	27.4		μA
C _(diff)	Differential input (ff) capacitance $V_{I} = 0.4 \sin (4E6\pi t) + 0.5 V, DI$.5 V, DE at 0 V			16		pF	
	•		RE at 0 V, D and DE at 0 V, No load	Receiver enabled and	d driver disabled		5	10	mA
I _{CC}	Supply current		$\overline{\text{RE}}$ at V _{CC} , DE at 0 V, D at V _{CC} , No load	Receiver disabled an (standby)	d driver disabled		1	5	μA
	Cupply outfold		RE at 0 V, D and DE at V _{CC} , No load	Receiver enabled and	d driver enabled		9	15	mA

(1) All typical values are at 25° C and with a 5-V supply.

Copyright © 2002–2009, Texas Instruments Incorporated Submit Documentation Feedback
Product Folder Link(s): SN65HVD05 SN65HVD05 SN65HVD05 SN65HVD07 SN75HVD06 SN75HVD07

SLLS533E - MAY 2002 - REVISED AUGUST 2009



www.ti.com

RECEIVER SWITCHING CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output 1/2 UL	HVD05			14.6	25	ns
t _{PHL}	Propagation delay time, high-to-low-level output 1/2 UL	HVD05			14.6	25	ns
	Dranagation dolay time, law to high layer output 1/0 L	HVD06			55	70	20
^l PLH	Propagation delay time, low-to-high-level output 1/8 OL	HVD07			55	70	ns
	Dranagation dolay time, high to law layer output 1/0 L	HVD06	-		55	70	20
^I PHL	Propagation delay time, high-to-low-level output 1/8 UL	HVD07	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$		55	70	ns
		HVD05	See Figure 8			2	
t _{sk(p)}	Pulse skew (t _{PHL} – t _{PLH})	HVD06				4.5	ns
		HVD07				4.5	
	Part-to-part skew	HVD05				6.5	
t _{sk(pp)} ⁽²⁾		HVD06			14	ns	
		HVD07				14	
t _r	Output signal rise time		$C_{l} = 15 \text{pF},$		2	3	
t _f	Output signal fall time		See Figure 8		2	3	ns
t _{PZH1}	Output enable time to high level					10	
t _{PZL1}	Output enable time to low level		$C_L = 15 \text{ pF},$			10	
t _{PHZ}	IZ Output disable time from high level Z Output disable time from low level		See Figure 9			15	ns
t _{PLZ}						15	
t _{PZH2}	Propagation delay time, standby-to-high-level output		$C_1 = 15 \text{ pF}$, DE at 0,			6	
t _{PZL2}	Propagation delay time, standby-to-low-level output		See Figure 10			6	μs

All typical values are at 25°C and with a 5-V supply.
 t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

PARAMETER MEASUREMENT INFORMATION











SLLS533E - MAY 2002 - REVISED AUGUST 2009





Input: PRR = 500 kHz, 50% Duty Cycle, t_r <6ns, t_f <6ns, Z_O = 50 Ω

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



Generator: PRR = 500 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z_o = 50 Ω

Figure 4. Driver Switching Test Circuit and Voltage Waveforms



Generator: PRR = 100 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z_o = 50 Ω





Generator: PRR = 100 kHz, 50% Duty Cycle, $t_r < 6 \text{ ns}$, $t_f < 6 \text{ ns}$, $Z_o = 50 \Omega$

Figure 6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms

Copyright © 2002–2009, Texas Instruments Incorporated

7

Product Folder Link(s): SN65HVD05 SN65HVD06 SN75HVD05 SN65HVD07 SN75HVD06 SN75HVD07

8



www.ti.com



Figure 7. Receiver Voltage and Current Definitions



Figure 8. Receiver Switching Test Circuit and Voltage Waveforms



SN65HVD05, SN65HVD06 SN75HVD05, SN65HVD07 SN75HVD06, SN75HVD07

SLLS533E - MAY 2002 - REVISED AUGUST 2009



Figure 9. Receiver Enable and Disable Time Test Circuit and Voltage Waveforms With Drivers Enabled

9

SLLS533E - MAY 2002 - REVISED AUGUST 2009



www.ti.com









Figure 11. Test Circuit, Transient Over Voltage Test

STRUMENTS

FUNCTION TABLES

INPUT	ENABLE	OUT	PUTS
D	DE	Α	в
Н	Н	Н	L
L	Н	L	Н
Х	L	Z	Z
Open	Н	Н	L
X	Open	Z	Z

Table 1. DRIVER

Table 2. RECEIVER⁽¹⁾

DIFFERENTIAL INPUTS	ENABLE	OUTPUT
$V_{ID} = V_A - V_B$	RE	R
V _{ID} ≤ −0.2 V	L	L
–0.2 V < V _{ID} < –0.01 V	L	?
–0.01 V≤ V _{ID}	L	Н
X	Н	Z
Open Circuit	L	Н
Short Circuit	L	Н
IDLE Bus	L	Н
Х	Open	Z

(1) H = high level; L = low level; Z = high impedance; X = irrelevant;
 ? = indeterminate

Receiver Failsafe

The differential receiver is "failsafe" to invalid bus states caused by:

- open bus conditions such as a disconnected connector,
- shorted bus conditions such as cable damage shorting the twisted-pair together, or
- idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic High state, so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds so that the "input indeterminate" range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output *must* output a High when the differential input V_{ID} is more positive than +200 mV, and *must* output a Low when the V_{ID} is more negative than -200 mV. The receiver parameters which determine the failsafe performance are V_{IT+} and V_{IT-} and V_{HYS} . As seen in the Receiver Electrical Characteristics table, differential signals more negative than -200 mV will always cause a Low receiver output. Similarly, differential signals more positive than +200 mV will always cause a High receiver output.

When the differential input signal is close to zero, it will still be above the V_{IT+} threshold, and the receiver output is High. Only when the differential input is more negative than V_{IT-} will the receiver output transition to a Low state. So, the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis value V_{HYS} (the separation between V_{IT+} and V_{IT-}) as well as the value of V_{IT+} .

Copyright © 2002–2009, Texas Instruments Incorporated

SN65HVD05, SN65HVD06 SN75HVD05, SN65HVD07 SN75HVD06, SN75HVD07 SLLS533E - MAY 2002 - REVISED AUGUST 2009



www.ti.com



EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

SN65HVD07

 $\textbf{36}~\textbf{k}\Omega$

180 k Ω



13

SLLS533E - MAY 2002 - REVISED AUGUST 2009





www.ti.com



14 Submit Documentation Feedback Copyright © 2002–2009, Texas Instruments Incorporated Product Folder Link(s): SN65HVD05 SN65HVD06 SN75HVD05 SN65HVD07 SN75HVD06 SN75HVD07





SN75HVD06, SN75HVD07 SLLS533E - MAY 2002 - REVISED AUGUST 2009



Product Folder Link(s): SN65HVD05 SN65HVD06 SN75HVD05 SN65HVD07 SN75HVD06 SN75HVD07





TYPICAL CHARACTERISTICS (continued)

Figure 24. Driver Enable Time From DE to $\rm V_{OD}$

The time $t_{pZL}(x)$ is the measure from DE to $V_{OD}(x)$. V_{OD} is valid when it is greater than 1.5 V.



SN65HVD05, SN65HVD06 SN75HVD05, SN65HVD07 SN75HVD06, SN75HVD07

17

SLLS533E - MAY 2002 - REVISED AUGUST 2009

APPLICATION INFORMATION



Device	Number of Devices on Bus
HVD05	64
HVD06	256
HVD07	256

NOTE: The line should be terminated at both ends with its characteristic impedance ($R_T = Z_O$). Stub lengths off the main line should be kept as short as possible.

Figure 25. Typical Application Circuit

REVISION HISTORY

Cł	nanges from Revision D (July 2006) to Revision E	Page
•	Added IDLE Bus to the Receivers Function Table	11
•	Added the Receiver Failsafe paragraph.	11



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD05D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP05	Samples
SN65HVD05DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP05	Samples
SN65HVD05P	ACTIVE	PDIP	Ρ	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD05	Samples
SN65HVD06D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP06	Samples
SN65HVD06DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP06	Samples
SN65HVD06DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP06	Samples
SN65HVD06P	ACTIVE	PDIP	Ρ	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD06	Samples
SN65HVD07D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP07	Samples
SN65HVD07DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP07	Samples
SN65HVD07P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD07	Samples
SN75HVD05D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN05	Samples
SN75HVD05P	ACTIVE	PDIP	Ρ	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75HVD05	Samples
SN75HVD06D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN06	Samples
SN75HVD06DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN06	Samples
SN75HVD07D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN07	Samples
SN75HVD07DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VN07	Samples
SN75HVD07P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75HVD07	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.



OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nomina	I											
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD05DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD06DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD07DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD06DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD07DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

23-Apr-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD05DR	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD06DR	SOIC	D	8	2500	340.5	336.1	25.0
SN65HVD07DR	SOIC	D	8	2500	340.5	336.1	25.0
SN75HVD06DR	SOIC	D	8	2500	340.5	336.1	25.0
SN75HVD07DR	SOIC	D	8	2500	340.5	336.1	25.0



TUBE



B - Alignment groove width

*All dimensions are nominal								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65HVD05D	D	SOIC	8	75	507	8	3940	4.32
SN65HVD05P	Р	PDIP	8	50	506	13.97	11230	4.32
SN65HVD06D	D	SOIC	8	75	507	8	3940	4.32
SN65HVD06DG4	D	SOIC	8	75	507	8	3940	4.32
SN65HVD06P	Р	PDIP	8	50	506	13.97	11230	4.32
SN65HVD07D	D	SOIC	8	75	507	8	3940	4.32
SN65HVD07P	Р	PDIP	8	50	506	13.97	11230	4.32
SN75HVD05D	D	SOIC	8	75	507	8	3940	4.32
SN75HVD05P	Р	PDIP	8	50	506	13.97	11230	4.32
SN75HVD06D	D	SOIC	8	75	507	8	3940	4.32
SN75HVD07D	D	SOIC	8	75	507	8	3940	4.32
SN75HVD07P	Р	PDIP	8	50	506	13.97	11230	4.32

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated