

#### SNLS152I - NOVEMBER 2001 - REVISED APRIL 2013

# DS92LV8028 8 Channel 10:1 Serializer

Check for Samples: DS92LV8028

## **FEATURES**

- All 8 Channels Synchronous to One Parallel Clock Rate, from 25 to 66 MHz
- **Duplicates Function of Multiple DS92LV1021** and '1023 10-bit Serializer Devices
- Serializes from One to Eight 10-bit Parallel Inputs into Data Streams with Embedded Clock
- Eight 5 mA Modified Bus LVDS Outputs that are Capable to Drive Double Terminations
- @Speed Test PRBS Generation to Check LVDS Transmission Path to SCAN921224 or SCAN921260
- **On Chip Filtering for PLL** •
- 740mW Typ Power Dissipation (Loaded, PRBS, 66MHz, 3.3V)
- High Impedance Inputs and Outputs on Power Off
- Single Power Supply at +3.3V (+/-10%)
- **196-Pin NFBGA Package**
- JTAG Pins Reserved for Next Version of Device
- **Industrial Temperature Range Operation: -40** to +85 °C

# DESCRIPTION

The DS92LV8028 integrates eight serializer devices into a single chip. The DS92LV8028 can simultaneously serialize up to eight 10-bit data streams. The 10-bit parallel inputs are LVTTL signal levels. The serialized outputs are LVDS signals with extra drive current for point-to-point and lightly loaded multidrop applications. Each serializer block in the DS92LV8028 operates independently by using strobes from a single shared PLL.

The DS92LV8028 uses a single +3.3V power supply with a typical power dissipation of 740mW (3.3V / PRBS / 66 MHz). Each serializer channel has a unique power down control to further conserve power consumption.

For high-speed LVDS serial data transmission, line quality is essential, thus the DS92LV8028 includes an @SPEED TEST function. Each Serializer channel has the ability internally generated a PRBS data pattern. This pattern is received by specific (SCAN921224) deserializers which have the verification complement PRBS circuit. The deserializer checks the data pattern for bit errors and reports any errors on the test verification pins on the deserializer.

For additional information - please see the Applications Information section in this datasheet.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

SNLS152I-NOVEMBER 2001-REVISED APRIL 2013



www.ti.com

### **Block Diagram**





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### Absolute Maximum Ratings <sup>(1)(2)</sup>

Supply Voltage (V <sub>CC</sub> )		-0.3V to +4V
LVCMOS/LVTTL Input Voltage		-0.3V to (V <sub>CC</sub> +0.3V)
Bus LVDS Driver Output Voltage		-0.3V to +3.9V
Bus LVDS Output Short Circuit Dura	ation	10ms
	θ <sub>JA</sub> 196 NFBGA:	34°C/W
Package Thermal Resistance	θ <sub>JC</sub> 196 NFBGA:	8°C/W
Storage Temperature		−65°C to +150°C
Junction Temperature		+125°C
Lead Temperature	(Soldering, 10 seconds)	+225°C
ESD Rating (HBM)		±3.0kV
Reliability Information	Transistor Count:	37.5k

"Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be specified. They are not meant to imply (1)that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.

### **Recommended Operating Conditions**

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.3	3.6	V
Operating Free Air Temperature (T <sub>A</sub> )	-40	+25	+85	°C
Clock Rate	25		66	MHz

#### **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.<sup>(1) (2)</sup>

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
VCMOS/LV	/TTL DC Specifications						
V <sub>IH</sub>	High Level Input Voltage		DINn[0-9], TCLK,	2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Low Level Input Voltage		MS_PWDN, PWDNn,	GND		0.8	V
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = −18 mA	<ul> <li>SYNCn, DEN,</li> <li>BIST_ACT,</li> </ul>		-0.87	-1.5	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V or 3.6V	BIST_SEL<0:3> (3)	-10	+/- 1	+10	μA
3us LVDS D	DC Specifications						•

Over recommended operating supply and temperature unless otherwise specified.

(1)

Typical values are given for  $V_{CC} = 3.3V$  and  $T_A = +25$ °C. Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground (2)except VOD, and  $\Delta$ VOD which are differential voltages.

BIST\_SEL pins are pull-up internally. (3)



# **Electrical Characteristics (continued)**

Over recommended operating supply and temperature ranges unless otherwise specified.<sup>(1) (2)</sup>

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
V <sub>OD</sub>	Output Differential Voltage (DO+) - (DO-)			350	500	550	mV
$\Delta V_{OD}$	Output Differential Voltage Unbalance	RL = 100Ω, C <sub>L</sub> = 10pF to GND			3	35	mV
V <sub>OS</sub>	Offset Voltage			1.1	1.2	1.3	V
$\Delta V_{OS}$	Offset Voltage Unbalance				2	35	mV
I <sub>OS</sub>	Output Short Circuit Current	$\frac{\text{DO} = 0\text{V}, \text{ Din} = \text{H},}{\text{MS}_{PWDN} \text{ and } \text{DEN} = 2.4\text{V}}$	DOn+, DOn-		-50	-90	mA
I <sub>OZ</sub>	Tri-State Output Current	MS_PWDN or DEN = 0.8V, DO = 0V OR VDD		-10	+/-1	10	μA
I <sub>OX</sub>	Power-Off Output Current	VDD = 0V, DO = 0V or 3.6V		-10	+/- 1	10	μA
SER/DES S	SUPPLY CURRENT (apply to pins	DVDD, PVDD and AVDD	)				
Over recom	nmended operating supply and temp	erature ranges unless oth	erwise specified.				
	Supply Current	V <sub>CC</sub> = 3.6V,	f = 25MHz		145		mA
SER/DES SU	(SYNC pattern)	$R_L = 100 \Omega$	f = 66MHz		175		mA
ICCD	Worst Case Supply Current	V <sub>CC</sub> = 3.6V,	f = 25 MHz		148	166	mA
	(Checker-board pattern)	$R_L = 100 \Omega$ Figure 1	f = 66 MHz		263	350	mA
I <sub>CCXD</sub> (Master)	Supply Current Powered Down	$\overline{\text{MS}_{PWDN}} = 0.1V,$ DEN = 0V			22	200	μA
I <sub>CCXD</sub>	Worst Cast Power Saving Per	$MS_PWDN = 3V,$	66 MHz		6		mA
(Ind. Ch)	Channel Disabled	PWDNn = 0V	25 MHz		3.6		mA



SNLS152I-NOVEMBER 2001-REVISED APRIL 2013

www.ti.com

## Serializer Timing Requirements for TCLK

Over recommended operating supply and temperature ranges unless otherwise specified.<sup>(1)</sup> <sup>(2)</sup>

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
t <sub>TCP</sub>	Transmit Clock Period			15.15		40	ns
t <sub>TCIH</sub>	Transmit Clock High Time			40	50	60	%
t <sub>TCIL</sub>	Transmit Clock Low Time	See Figure 3	TCLK	40	50	60	%
t <sub>CLKT</sub>	TCLK Input Transition Time				3	6	ns
t <sub>JIT</sub>	TCLK Input Jitter					80	ps <sub>rms</sub>

(1) Typical values are given for  $V_{CC} = 3.3V$  and  $T_A = +25^{\circ}C$ .

Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground (2) except VOD, and  $\Delta$ VOD which are differential voltages.

# **Serializer Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.<sup>(1) (2)</sup>

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
t <sub>LLHT</sub>	Bus LVDS Low-to-High Transition Time	$R_{L} = 100\Omega$		198	236	400	ps
t <sub>LHLT</sub>	Bus LVDS High-to-Low Transition Time	C <sub>L</sub> =10pF to GND <sup>(3)</sup> Figure 2	DOn+, DOn-	115	232	400	ps
t <sub>DIS</sub>	DIN (0-9) Setup to TCLK	$R_L = 100\Omega$ , C <sub>1</sub> =10pF to GND	DINn(0-9), TCLK	1.5			ns
t <sub>DIH</sub>	DIN (0-9) Hold from TCLK	Figure 4	Dini(0.9), TCLK	1.5			ns
t <sub>HZD</sub>	DO ± HIGH to TRI-STATE Delay				5.7	12	ns
t <sub>LZD</sub>	DO ± LOW to TRI- STATE Delay	$R_L = 100\Omega$ ,			6.9	12	ns
t <sub>ZHD</sub>	DO ± TRI-STATE to HIGH Delay	C <sub>L</sub> =10pF to GND Figure 5	DOn+, DOn-, DEN		6.2	12	ns
t <sub>ZLD</sub>	DO ± TRI-STATE to LOW Delay				5.8	12	ns
t <sub>SPD</sub>	SYNC Pattern Delay, Figure 8	R <sub>L</sub> = 100Ω	TCLK, SYNCn,	4*t <sub>TCP</sub>		5*t <sub>TCP</sub>	ns
t <sub>PLD</sub>	Serializer PLL Lock Time, Figure 6	C <sub>L</sub> =10pF to GND	DOn+, DOn-, MS_PWDN	510*t <sub>TCP</sub>		513*t <sub>TCP</sub>	ns
t <sub>SD</sub>	Serializer Delay	$R_L = 100\Omega$ $C_L=10pF$ to GND Figure 7	DINn(0-9), TCLK, DOn+, DOn-	t <sub>TCP</sub> + 3.2	t <sub>TCP</sub> + 3.5	t <sub>TCP</sub> + 6	ns
t <sub>ICR</sub>	Individual Channel Power up Time	R <sub>L</sub> = 100Ω,	TCLK <u>, DOn+,</u> DOn-, PWDNn	60*t <sub>TCP</sub>	63*t <sub>TCP</sub>	70*t <sub>TCP</sub>	ns
t <sub>MCR</sub>	Master Power up Time	C <sub>L</sub> =10pF to GND	TCLK, DOn+, DOn-, MS_PWDN Figure 6	510*t <sub>TCP</sub>		513*t <sub>TCP</sub>	ns
t <sub>STE</sub>	@Speed Test Enable Time	R <sub>L</sub> = 100Ω	BIST_ACT,		10*t <sub>TCP</sub>		ns
t <sub>STD</sub>	@Speed Test Disable Time	R <sub>L</sub> = 100Ω	BIST_SEL (0:3), TCLK, DOn+, DOn-		7*t <sub>TCP</sub>		ns
t <sub>SKEW</sub>	Channel to Channel	$R_L = 100\Omega$ ,	25 MHz		130		ps
SKEW	Skew	C <sub>L</sub> =10pF to GND	66 MHz		80		ps

(1) Typical values are given for  $V_{CC} = 3.3V$  and  $T_A = +25^{\circ}C$ . (2) Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground except VOD, and  $\Delta \dot{V}OD$  which are differential voltages.

 $t_{LLHT}$ ,  $t_{LHLT}$ ,  $t_{DJIT}$  and  $t_{RJIT}$  specifications are ensured by design using statistical analysis. (3)

TEXAS INSTRUMENTS

www.ti.com

# Serializer Switching Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified.<sup>(1) (2)</sup>

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
t <sub>RJIT</sub>		$R_{L} = 100\Omega$ , (2)	25MHz		18.4	20.7	ps
	Random Jitter	$C_L=10pF$ to GND (3)	66MHz		7.5	8.8	ps
t <sub>DJIT</sub>	Deterministic Jitter,	$R_L = 100\Omega,$ $C_L=10pF$ to GND <sup>(3)</sup>	25MHz	-130	-45	40	ps
	Figure 9	$C_{L}=10pF$ to GND (3)	66MHz	-190	-92	-40	ps

(4) t<sub>RJIT</sub> specification is the rms jitter measurement of the serializer output when the device is transmitting SYNC pattern.

(5) t<sub>DJIT</sub> specification is measured with the serializer output transmitting PRBS pattern from the internal BIST mode. It is a measurement of the center distribution of 0V (differential) crossing in comparison with the ideal bit position. See Figure 9

# AC Timing Diagrams and Test Circuits




Figure 1. 'Worst Case Icc Test Pattern




Figure 2. Serializer Bus LVDS Output Load and Transition Times




Figure 3. Serializer Input Clock Transition Time

EXAS





Figure 4. Serializer Setup/Hold Times








Figure 5. Serializer Input Clock Transition Time TRI-STATE Test Circuit and Timing





# DS92LV8028

NSTRUMENTS

ÈXAS






Figure 9. Deterministic Jitter and Ideal Bit Position



SNLS152I-NOVEMBER 2001-REVISED APRIL 2013




Figure 10. Icc vs Freq

SNLS152I - NOVEMBER 2001 - REVISED APRIL 2013



www.ti.com

## FUNCTIONAL DESCRIPTION

The DS92LV8028 combines eight 10:1 serializers into a single chip. Each of the eight serializers accepts 10 or less data bits. The serializers then multiplex the data into a serial stream with embedded clock bits and route to the LVDS output. The LVDS output is a 5 mA current loop driver. It provides enough drive for point-to-point and lightly loaded multidrop applications. The serialized data stream is compatible with the DS92LV1210, DS92LV1212A, DS92LV1224, DS92LV1260 10-bit deserializers from TI.

Each of the eight channels on the DS92LV8028 has their own serializer function but share a single PLL. There is a single Transmit Clock (TCLK) for all eight channels. The data on all eight 10-bit interfaces is latched into the device with the rising edge of TCLK. Each of the serialized data streams is independent of the others and includes the embedded clock information. The skew between the serializer outputs is minimal.

There is a master power-down signal ( $\overline{MS}_{PWDN}$ ) to put the entire device into a low power consumption state. In addition, there is a power-down control signal for each of the eight channels. This allows the device to efficiently operate as one to eight 10-bit serializers.

The @SPEED TEST signal initiates the sending of a random data pattern over the LVDS links. This allows for testing the links for bit error rates at the frequency they will be carrying data. In addition, the JTAG boundary scan circuits will be added to the device at a later date. The JTAG signal pins are reserved on this version. See package connection diagram.

The DS92LV8028 has four operating modes. They are the Initialization, Data Transfer, Resynchronization, @SPEED TEST states. In addition, there are two passive states: Power-down and TRI-STATE.

The following sections describe each operating mode and passive state.

#### Initialization

Before the '8028 serializes and transmits data, it and the receiving deserializer device(s) must initialize the link. Initialization refers to synchronizing the Serializer's and the Deserializer's PLLs to local clocks. The local clocks should be the same frequency, or within the specified range if from different sources. After all devices synchronize to local clocks, the Deserializers synchronize to the Serializers as the second and final initialization step.

Step 1: After applying power to the serializer, the outputs are held in TRI-STATE and the on-chip powersequencing circuitry disables the internal circuits. When Vcc reaches VccOK (2.1V), the PLL in the serializer begins locking to the local clock (TCLK). A local on-board data source or other source provides the specified clock input to the TCLK pin.

After locking to TCLK, the serializer is now ready to send data or SYNC patterns, depending on the level of the SYNC input or a data stream at the data inputs. The SYNC pattern sent by the serializer consists of six ones and six zeros switching at the input clock rate.

Step 2: The Deserializer PLL must synchronize to the Serializer to complete the initialization. (Refer to the deserializer data sheet for operation details during this step of the Initialization State.) The Deserializer identifies the rising clock edge in a synchronization pattern or non-repetitive data pattern. Depending on the data pattern that it is being transmitted, the Deserializer will synchronize to the data stream from the Serializer after some delay. At the point where the Deserializer's PLL locks to the embedded clock, the LOCK pin goes low and valid data appears on the output.

The user's application determines control of the SYNC signal input. One recommendation is a direct feedback loop from the LOCK pin on the deserializer. The serializer stops sending SYNC patterns when the SYNC input returns to a low state.

#### Data Transfer

After initialization, the serializer accepts data from the inputs DINn0 to DINn9. The serializer uses the rising edge of the TCLK input to latch incoming data. If the SYNCn input is high for 4 TCLK cycles, the data on DINn0-DINn9 is ignored and SYNC pulses are transferred.

The serial data stream includes a start bit and stop bit appended by the serializer, which frame the ten data bits. The start bit is always high and the stop bit is always low. The start and stop bits also function as clock bits embedded in the serial stream.



The Serializer transmits the data and clock bits (10+2 bits) at 12 times the TCLK frequency. For example, if TCLK is 40 MHz, the serial rate is 40 X 12 = 480 Mbps. Since only 10 bits are from input data, the serial 'payload' rate is 10 times the TCLK frequency. For instance, if TCLK = 40 MHz, the payload data rate is 40 X 10 = 400 Mbps. TCLK is provided by the data source and must be in the range 25 MHz to 66 MHz nominal.

The serializer outputs  $(DO0\pm - DO7\pm)$  can drive a point-to-point connection <u>or lightly</u> loade<u>d multidrop</u> connections. The outputs transmit data when the driver enable pin (DEN) is high, MS\_PWDN and PWDNn are high, and SYNCn is low. When DEN is driven low, all the serializer output pins will enter TRI-STATE.

When any one of eight attached Deserializer channels synchronizes to the input from the Serializer, it drives its LOCK pin low and synchronously delivers valid data on the output. The Deserializer locks to the embedded clock, uses it to generate multiple internal data strobes, and <u>drives</u> the embedded clock on the RCLK pin. The RCLK is synchronous to the data on the ROUT pins. While LOCK is low, data on ROUT is valid. Otherwise, ROUT is invalid.

#### Resynchronization

Whenever one of the connected DS92LV1212, '1212A, '1224, or '1260 deserializers loses lock, it will automatically try to resynchronize to the data stream from the serializer. If the data stream is not a repetitive pattern, then the deserializer will automatically lock.

For example, if the deserializer's received embedded clock edge is not detected two times in succession, the PLL loses lock and the LOCK pin is driven high. The '1212, '1212A, '1224, or '1260 deserializers will automatically begin searching for the embedded clock edge. If it is a random data pattern, the deserializer will lock to that stream. If the data pattern is repetitive, the deserializer's PLL will not lock in order to prevent the deserializer to lock to the data pattern rather than the clock. We refer to such patterns as repetitive-multiple-transition, RMT.

Therefore, if the data stream is not random data or the deserializer is the DS92LV1210, there needs to be a feedback path from the deserializer to the serializer. This feedback path can be as simple as connecting the deserializer's LOCK pin to the serializer's SYNC pin. This will automatically signal the serializers to send SYNC patterns whenever the deserializer loses lock.

The user has the choice of allowing the deserializer to resynchronize to the data stream, or to force synchronization by pulsing the Serializer SYNC pin. This scheme is left up to the user discretion.

#### Power-down

The Power-down state is a low power sleep mode that the Serializer and Deserializer typically occupy while waiting for initialization, or to reduce <u>power</u> when there are no pending data transfers. The DS92LV8028 serializers enter Power-down when MS\_PWDN is driven <u>low. In Power-down</u>, the PLL stops and the outputs go into TRI-STATE. To exit Power-down, the system drives MS\_PWDN high.

Each of the serializers in the '8028 also has an individual power down, PWDNn control pin. This control enables the deactivation of individual serializers while allowing others to operate normally. The benefit is that spare serializers can be allocated for backup operation, but not consuming power until employed for data transfers.

Upon exiting Power-down, the Serializer enters the Initialization state. The system must then allow time to initialize before data transfer can begin.

#### TRI-STATE

When the system drives DEN pin low, the serializer outputs enter TRI-STATE. This will TRI-STATE the output pins (DO0± to DO7±). When the system drives DEN high, the serializers will return to the previous state as long as all other control pins remain static (PWDNn, TCLK, SYNCn, and DINn[0:9]).

#### @SPEED Test Feature

Since the high-speed LVDS serial data transmission line quality is essential to the chipset operation, a means of checking this signal integrity is built into the DS92LV8028 serializer. Each Serializer channel has the ability to transfer an internally generated PRBS data pattern. This pattern traverses the transmission line to the deserializer. Specific deserializers (SCAN921224 for example) have the complement PRBS pattern verification circuit. The deserializer checks the data pattern for bit errors and reports any errors on the test verification pins on the deserializer.

Copyright © 2001–2013, Texas Instruments Incorporated



SNLS152I - NOVEMBER 2001 - REVISED APRIL 2013

www.ti.com

The @SPEED feature uses 5 signal pins. The BIST\_SEL[0:3] and BIST\_ACT pins together determine the functions of the BIST mode. The BIST\_ACT signal activates the test feature. The BIST\_SEL[0:2] select 1 of 8 channels as the output for the BIST pattern. All channels perform BIST when BIST\_ACT = H and BIST\_SEL[0:3]=08H.

The JTAG pins are reserved on this version of the serializer. They will be JTAG compliant functionality on the next version. The @SPEED test will also be available through a JTAG command when available.

#### Truth Table (BIST mode)

No BIST function performed when BIST\_SEL (0:3) are set from 9H to FH even when BIST\_ACT is set at HIGH. See <sup>(1)</sup>


BIST_ACT	BIST_SEL <3>	BIST_SEL <2>	BIST_SEL <1>	BIST_SEL <0>	MODE
Н	L	L	L	L	BIST on channel 0
Н	L	L	L	Н	BIST on channel 1
Н	L	L	Н	L	BIST on channel 2
Н	L	L	Н	Н	BIST on channel 3
Н	L	Н	L	L	BIST on channel 4
Н	L	Н	L	Н	BIST on channel 5
Н	L	Н	Н	L	BIST on channel 6
Н	L	Н	Н	Н	BIST on channel 7
н	Н	L	L	L	BIST on ALL CHANNELS
L	Х	Х	Х	Х	NO BIST
L	Н	Н	Н	Н	Default - NO BIST

(1) BIST\_SEL pins are pull-up internally.



SNLS152I-NOVEMBER 2001-REVISED APRIL 2013

# **Functional Block Diagram**



SNLS152I - NOVEMBER 2001 - REVISED APRIL 2013



www.ti.com

# APPLICATION INFORMATION

#### **USING THE DS92LV8028**

The DS92LV8028 is an easy to use serializer that combines eight 10:1 serializers into a single chip with a maximum payload of 5.28Gbps. Each of the eight serializers accepts 10 or less data bits. The serializers then multiplex the data into a serial data stream with embedded clock bits and route to the LVDS output at up to 660Mbps per channels. The LVDS output is a 5 ma current loop driver that can be used for point-to-point and lightly loaded multidrop applications. Each of the eight channels has their own serializer function but share a single Transmit Clock (TCLK) with a single PLL for the entire chip. The data on all eight channels is latched into the device with the rising edge of TCLK and the data stream is compatible with the DS92LV1210, DS92LV1212A, DS92LV1224, DS92LV1260 deserializers from TI.

If using less than 10 bits of data, it is recommended to tie off adjacent bits to the embedded clock bits to prevent causing a RMT in the data payload. For example, if only using 8 bits, tie D0 High and D9 Low.

#### **Power Considerations**

All CMOS design of the Serializer and Deserializer makes them inherently low power devices. Additionally, the constant current source nature of the LVDS outputs minimize the slope of the speed vs.  $I_{CC}$  curve of CMOS designs.

#### PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS

Circuit board layout and stack-up for the BLVDS devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate high-frequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitic, especially proven effective at high frequencies above approximately 50MHz, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF to 10 uF range. Voltage rating of the tantalum capacitors should be at least 5X the power supply voltage being used.

It is a recommended practice to use two vias at each power pin as well as at all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance by up to half, thereby reducing interconnect inductance and extending the effective frequency range of the bypass components. Locate RF capacitors as close as possible to the supply pins, and use wide low impedance traces (not 50 Ohm traces). Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 50uF to 100uF range and will smooth low frequency switching noise. It is recommended to connect power and ground pins straight to the power and ground plane, with the bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting a power or ground pin to an external bypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. User must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20-30MHz range. To provide effective bypassing, very often, multiple capacitors are used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two via from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four layer board with a power and ground plane. Locate CMOS (TTL) swings away from the LVDS lines to prevent coupling from the CMOS lines to the LVDS lines. Closely-coupled differential lines of 100 Ohms are typically recommended for LVDS interconnect. The closely-coupled lines help to ensure that coupled noise will appear as common-mode and thus is rejected by the receivers. Also the tight coupled lines will radiate less.



SNLS152I-NOVEMBER 2001-REVISED APRIL 2013

#### TRANSMISSION MEDIA

The DS92LV8028 Serializers can be used in point-to-point configuration of a backplane across PCB traces or through cable interconnect. In point-to-point configurations the transmission media needs only to be terminated at the receiver end. The DS92LV8028 may also be used with double terminations for a total load or 50 Ohms for use in certain limited multidrop applications. Termination impedances lower than 50 Ohms is not recommended.

#### TERMINATION

Termination of the LVDS interconnect is required. For point-to-point applications termination should be located at the load end. Nominal value is 100 Ohms to match the line's differential impedance. Place the resistor as close to the receiver inputs as possible to minimize the resulting stub between the termination resistor and receiver.

Additional general guidance can be found in the LVDS Owner's Manual - available in PDF format from the TI web site at SNLA187

#### DS92LV8028 BLVDS SERIALIZER BYPASS RECOMMENDATIONS

General device specific guidance is given below. Exact guidance can not be given as it is dictated by other board level /system level criteria. This includes the density of the board, power rails, power supply, and other integrated circuit power supply needs.

For a typical application circuit, please see Figure 12.

#### DVDD = DIGITAL SECTION POWER SUPPLY

These pins supply the digital portion of the device. A 0.1uF capacitor is sufficient for these pins.

#### **PVDD = PLL SECTION POWER SUPPLY**

The PVDD pin supplies the PLL circuit. The PLL(s) require clean power for the minimization of Jitter. A supply noise frequency in the 300kHZ to 1MHz range can cause increased output jitter. Certain power supplies may have switching frequencies or high harmonic content in this range. If this is the case, filtering of this noise spectrum may be required. A notch filter response is best to provide a stable VDD, suppression of the noise band, and good high-frequency response (clock fundamental). This may be accomplished with a pie filter (CRC or CLC). The pie filter should be located close to the PVDD power pin. Separate power planes for the PVDD pins is typically not required.

#### AVDD = LVDS SECTION POWER SUPPLY

The AVDD pin supplies the LVDS portion of the circuit. The DS92LV8028 has nine AVDD pins. Due to the nature of the design, current draw is not excessive on these pins. A 0.1uF capacitor is sufficient for these pins. If space is available, a 0.01uF may be used in parallel with the 0.1uF capacitor for additional high frequency filtering.

#### GROUNDs


The AGND pin should be connected to the signal common in the cable for the return path of any common-mode current. Most of the LVDS current will be odd-mode and return within the interconnect pair. A small amount of current may be even-mode due to coupled noise, and driver imbalances. This current should return via a low impedance known path.

A solid ground plane is recommended for DVDD, PVDD and AVDD. Using a split plane may have a potential problem of ground loops, or difference in ground potential at various ground pins of the device.

TEXAS INSTRUMENTS

SNLS152I - NOVEMBER 2001 - REVISED APRIL 2013

www.ti.com



**APPLICATION DIAGRAM** 

Figure 12. Typical Application Circuit



**Pin Diagram** 

(A 1)	A2	(A3)	(A4)	(A5)	(A6)	A7	(A8)	(A9)	(A 1 0)	(A 1 1)	(A 1 2)	(A 1 3)	(A 1 4)
	DGND	DGND	$B_{0UT7+}$	B5	$B_{0UT5+}$	B7	D <sub>OUT3</sub> -	$B_{0UT2}$ -	$B_{0UT1}$	$B_{0UT0}$ -	$\overrightarrow{B12}$	BIST_SEL<1	1 > TMS (B14)
			D <sub>OUT7</sub> -	D <sub>OUT6</sub> -	D <sub>OUT5</sub> -	D <sub>OUT4+</sub>	D <sub>OUT3+</sub>	D <sub>OUT2+</sub>	D <sub>OUT1+</sub>	$\bigcirc$	BIST_ACT E	$\bigcirc$	0> TDI
C1 PGND	C2 DGND	C3 DV <sub>DD</sub>	C4 DGND	C5 DV <sub>DD</sub>	$\begin{pmatrix} C6 \\ AV_{DD} \end{pmatrix}$	C7 AGND	$\binom{C8}{AV_{DD}}$	C9 AGND	C10 AGND	C11 AV <sub>DD</sub>	C12 TRSTN	C13 TCK	C14 TDO
		$\left( D3 \right)$	(D4)	(D5)	D6								$\left( D 1 4 \right)$
PGND	PVDD	PVDD		AV <sub>DD</sub>	AGND	AGND	AV <sub>DD</sub>	AGND	$\sim$	BIST_SEL<	$\frown$		
DGND	E2 DGND	$E_{\rm IN7}^{\rm E3}$	(E4) $D_{IN7} < 4 >$	E5 AGND	(E6)	E7 AGND	E8 AV <sub>DD</sub>	E9 DGND	DGND	E11 BIST_SEL<	E12 2> DGND	DGND	DGND
(F1)	F2	F3	F4	(F5)	(F6)	F7	F8	(F9)	(F10)	(F 1 1)	(F12)	(F 1 3)	(F 1 4)
$D_{\rm IN7} < 7 >$	$D_{\rm IN7} < 9 >$	$D_{\rm IN7} < 8 >$	$D_{\rm IN7} < 1 >$	$OV_{DD}$	DGND	$AV_{DD}$	DV <sub>DD</sub>	$OV_{DD}$	DGND	$D_{\rm IN0} < 0 >$	$D_{\rm IN0} < 2 >$	$OV_{DD}$	TCLK
D <sub>IN7</sub> < 2>	D <sub>IN7</sub> <5>	$\bigcirc$	$\bigcirc$	NC1		AGND	NC11	NC12	DVDD	D <sub>IN0</sub> < 4>	D <sub>IN0</sub> < 3>	DVDD	D <sub>IN0</sub> < 1>
H1	H2	H3		(H5)		H7					(H12)	$H_{13}$	(H14)
$D_{\rm IN6} < 9 >$	$D_{\rm IN6} < 8 >$	$D_{\rm IN7} < 0 >$	$D_{\rm IN6} < 6 >$	NC3	NC2	DV <sub>DD</sub>	NC7	NC10	DGND	$D_{\rm IN0} < 5>$	$D_{\rm IN0} < 7 >$	$D_{\rm IN0} < 9 >$	$D_{\rm IN0} < 6 >$
D <sub>IN6</sub> <5>	D <sub>IN6</sub> < 3>	D <sub>IN6</sub> < 4>	$\frown$	NC4	NC5	NC6	SYNC<0>	NC8	NC9	D <sub>IN1</sub> < 1>	$\frown$	D <sub>IN1</sub> < 2>	$\frown$
$\underbrace{K1}_{D_{\rm IN6} < 1>}$	$\binom{K2}{D_{\rm IN6} < 0>}$	$(K_3)$ $D_{IN5} < 3>$	$\binom{K4}{D_{IN4} < 7>}$	K5 SYNC<4>	K6 DGND	K7 SYNC<6>	K8 SYNC<2>	K9 SYNC<3>	(K10) DGND	$\binom{K11}{D_{ N1} < 8>}$	$\binom{K12}{D_{IN1} < 3>}$	(K13) D <sub>IN1</sub> <5>	$\underbrace{(K14)}_{D_{\rm IN1} < 4>}$
L1	L2	L3	L4	L5	L6	L7	L8	L9	(L10)	L11	L12	(L13)	L14
SYNC<7>	SYNC<5>	$D_{\rm IN5} < 5 >$	$D_{IN4} < 9 >$	$D_{IN4} < 4 >$	$D_{IN4} < 0 >$	$D_{\rm IN3} < 9 >$	D <sub>IN3</sub> <7>	$D_{\rm IN3} < 4 >$	$D_{IN3} < 1 >$	$D_{\rm IN2} < 9 >$	$D_{\rm IN1} < 6 >$	$D_{\rm IN1} < 9 >$	$D_{\rm IN1} < 7 >$
$\bigcirc$	$\bigcirc$	D <sub>IN5</sub> <7>	$\bigcirc$	$\bigcirc$	D <sub>IN4</sub> < 2>	D <sub>IN3</sub> <6>	$\bigcirc$	D <sub>IN3</sub> <2>	D <sub>IN2</sub> <7>	$\bigcirc$	PWDN<1>	DGND	DEN
		(N3)		(N5)	(N6)	(N7)	(N8)		(N10)	(N 1 1)			
PWDN<3>	PWDIN <4>	$D_{\rm IN5} < 8 >$	$D_{\rm IN5} < 4 >$	$D_{\rm IN5} < 0 >$	$D_{IN4} < 6 >$	$D_{ N4} < 1>$	$D_{IN3} < 0 >$	$D_{\rm IN2} < 6 >$	$D_{\rm IN2} < 3 >$	(P11)	SYNC<1>	PWDINCO>	(P14)
DGND	D <sub>IN5</sub> < 9>	D <sub>IN5</sub> <6>	D <sub>IN5</sub> < 2>	D <sub>IN4</sub> <8>	D <sub>IN4</sub> < 3>	D <sub>IN3</sub> <8>	D <sub>IN3</sub> <3>	D <sub>IN2</sub> <8>	D <sub>IN2</sub> <4>	D <sub>IN2</sub> <2>	D <sub>IN2</sub> <0>	PWDN<3>	PWDN<2>

Figure 13. Top View of DS92LV8028 (196-pin NFBGA)

SNLS152I - NOVEMBER 2001 - REVISED APRIL 2013

NSTRUMENTS

Texas

#### Table 1. Pin Descriptions

Table 1. Pin Descriptions											
Pin Number	Name	Туре	Description								
C7, C9, C10, D6, D7, D9, E5, E7, G7	AGND		Analog ground.								
C6, C8, C11, D5, D8, D10, E6, E8, F7	AVDD		Analog power supply.								
B12	BIST_ACT	3.3 V CMOS I	BIST Active. Control pin for BIST mode enable.When BIST_ACT = H and BIST_SEL (0:3) = 0H to 8H, device will go to BIST mode accordingly. See Truth Table (BIST mode) Default at Low								
A13, B13, D11, E11	BIST_SEL (0:3)	3.3 V CMOS I	BIST select. Control pins for which serializer is set for BIST mode. See Truth Table (BIST mode) $^{(1)}$ Default at $V_{\text{DD}}$								
M14	DEN	3.3 V CMOS I	Serializer output data enable. Enable data output DOUTn (0:9). n = serializer number. When driven low, puts the Bus LVDS outputs in TRI-STATE. Default at Low.								
A2, A3, A12, B2, B3, C2, C4, D12, E1, E2, E9, E10, E12, E13, E14, F6, F10, H10, K6, K10, M13, P1	DGND		Digital Ground.								
E3, E4, F1, F2, F3, F4, F11, F12, G1, G2, G3, G4, G11, G12, G14, H1, H2, H3, H4, H11, H12, H13, H14, J1, J2, J3, J4, J11, J12, J13, J14, K1, K2, K3, K4, K11, K12, K13, K14, L3, L4, L5, L6, L7, L8, L9, L10, L11, L12, L13, L14, M3, M4, M5, M6, M7, M8, M9, M10, M11, N3, N4, N5, N6, N7, N8, N9, N10, N11, P2, P3, P4, P5, P6, P7, P8, P9, P10 P11, P12	DINnx	3.3 V CMOS I	Data input. Inputs for the ten bit serializers. n = serializer number, x = bit number. Default at Low.								
B11-A11, B10-A10, B9-A9, B8- A8, B7-A7, A6-B6, A5-B5, A4-B4	Doutn±	Bus LVDS O	Bus LVDS differential outputs. n = serializer number.								
A1, B1, C3, C5, D4, D13, D14, F5, F8, F9, F13, G6, G10, G13, H7,	DVDD		Digital power supply.								
N14	MS_PWDN	3.3 V CMOS I	Master Powerdown. MS_PWDN driven low shuts down the PLL and TRI-STATE all outputs, putting the device into a low power 'sleep' mode. Default at Low.								
G5, G8, G9, H5, H6, H8, H9, J5, J6, J7, J9, J10	NC (1:12)		No connect.								
C1, D1	PGND		PLL ground.								
D2, D3	PVDD		PLL power supply.								
N1, N2, N13, M1, M2, M12, P13, P14	PWDN (0:7)	3.3 V CMOS I	Individual Powerdown. PWDN (0:7) driven low puts individual serializer into TRI-STATE, low power 'sleep' mode. Default at Low.								
J8, K5, K7, K8, K9, L1, L2, N12	SYNC (0:7)	3.3 V CMOS I	SYNC pattern enable. When driven high for a mininum of 4 cycles, SYNC patterns will be transmitted on the Bus LVDS serial output. The SYNC pattern sent by the serializer consists of six ones and six zeros switching at the input clock rate. SYNC pattern continues to be sent if SYNC continues at high. Default at Low. See Functional Description.								
C13	ТСК		JTAG pin. Reserved for future use. Leave this pin floating.								
B14	TDI		JTAG pin. Reserved for future use. Leave this pin floating.								
C14	TDO		JTAG pin. Reserved for future use. Leave this pin floating.								
A14	TMS		JTAG pin. Reserved for future use. Leave this pin floating.								
C12	TRSTN		JTAG pin. Reserved for future use. Leave this pin floating.								
F14	TCLK	3.3 V CMOS I	Transmit Clock. Input for 25MHz - 66 MHz (nominal) system clock.								

(1) BIST\_SEL pins are pull-up internally.



SNLS152I-NOVEMBER 2001-REVISED APRIL 2013

# **REVISION HISTORY**

Ch	nanges from Revision H (April 2013) to Revision I P	Page
•	Changed layout of National Data Sheet to TI format	. 18



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DS92LV8028TUF/NOPB	ACTIVE	NFBGA	NZH	196	119	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	DS92LV8028T UF >B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# NZH0196A





#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated