

# CY74FCT16652T CY74FCT162652T

SCCS061B - July 1994 - Revised September 2001

#### Features

- I<sub>off</sub> supports partial-power-down mode operation
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps</li>
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of -40°C to +85°C
- V<sub>CC</sub> = 5V  $\pm$  10%

#### CY74FCT16652T Features:

- 64 mA sink current, 32 mA source current
- Typical V<sub>OLP</sub> (ground bounce) <1.0V at V<sub>CC</sub> = 5V,  $T_A = 25^{\circ}C$

#### CY74FCT162652T Features:

- Balanced 24 mA output drivers
- Reduced system switching noise
- Typical V<sub>OLP</sub> (ground bounce) <0.6V at V<sub>CC</sub> = 5V,  $T_{A}$ = 25 $^{\circ}C$

# 16-Bit Registered Transceivers

#### **Functional Description**


These 16-bit, high-speed, low-power, registered transceivers that are organized as two independent 8-bit bus transceivers with three-state D-type registers and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal storage registers. OEAB and OEBA control pins are provided to control the transceiver functions. SAB and SBA control pins are provided to select either real-time or stored data transfer.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by LOW-to-HIGH transitions at the appropriate clock pins (CLKAB or CLKBA), regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The CY74FCT16652T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162652T has 24-mA balanced output drivers with current-limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162652T is ideal for driving transmission lines.





## CY74FCT16652T CY74FCT162652T

	• "	
Pi	n Config	
	SSOP/TS	
	Top Vi	ew
10EAB		56 1 10EBA
1CLKAB	2	55 🔲 1CLKBA
1SAB	Д з	54 🔲 1SBA
GND	4	53 🔲 GND
1A1	5	52 1 <sup>B1</sup>
1 <sup>A</sup> 2	6	51 1 <sup>B2</sup>
V <sub>CC</sub>	Π7	50 🗖 V <sub>CC</sub>
1A3	8	49 1 <sup>B3</sup>
1A4	9	48 🔲 1B4
1A5	10	47 1 <sup>B5</sup>
GND	<b>[</b> 11	46 🔲 GND
1A6	12	45 🔲 1 <sup>B</sup> 6
1A7	13	44 🔲 1 <sup>B</sup> 7
1A8	14	43 1 <sup>B</sup> 8
2A1	15	42 2 <sup>B1</sup>
2 <sup>A</sup> 2	16	41 2 <sup>B2</sup>
2A3	17	40 2 <sup>B</sup> 3
GND	18	39 🔲 GND
<sub>2</sub> A <sub>4</sub>	19	38 2 <sup>B</sup> 4
2A5	20	37 2 <sup>B5</sup>
<sub>2</sub> A <sub>6</sub>	21	36 2 <sup>2</sup> B <sub>6</sub>
V <sub>CC</sub>	22	35 🔲 V <sub>CC</sub>
2 <sup>A</sup> 7	23	34 2 <sup>B7</sup>
2 <sup>A</sup> 8	24	33 2 <sup>2</sup> B <sub>8</sub>
GND	25	32 🔲 GND
<sub>2</sub> SAB	26	31 2SBA
<sub>2</sub> CLKAB	27	30 2 2CLKBA
<sub>2</sub> OEAB	28	29 20EBA
		FCT16652-3

## **Pin Description**

Name	Description
A	Data Register A Inputs Data Register B Outputs
В	Data Register B Inputs Data Register A Outputs
CLKAB, CLKBA	Clock Pulse Inputs
SAB, SBA	Output Data Source Select Inputs
OEAB, OEBA	Output Enable Inputs



## Function Table<sup>[1]</sup>

		Inpu	its			Data	<b>I/O</b> <sup>[2]</sup>	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A	В	Operation or Function
L	H H	HorL 	HorL 	X X	X X	Input	Input	Isolation Store A and B Data
X H	H H	Г Г	H or L	X X <sup>[3]</sup>	X X	Input Input	Unspecified <sup>[2]</sup> Output	Store A, Hold B Store A in Both Registers
L	X L	H or L	L L	X X	X X <sup>[3]</sup>	Unspecified <sup>[2]</sup>	Input Input	Hold A, Store B Store B in both Registers
L	L	X	X	Х	L	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus
L	L	X	H or L	Х	Н			
Н	Н	Х	Х	L	Х	Input	Output	Real Time A Data to B Bus Stored A Data to B Bus
н	н	H or L	Х	н	Х			
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus


Notes:

1. H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care

J = LOW-to-HIGH Transition
 2. The data output functions may be enabled or disabled by various signals at the OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
 3. Select control=L; clocks can occur simultaneously. Select control=H; clocks must be staggered to load both registers.




# CY74FCT16652T CY74FCT162652T





(Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature	Com'l	–55°C to +125°C
Ambient Temperature with Power Applied	Com'l	–55°C to +125°C
DC Input Voltage		–0.5V to +7.0V
DC Output Voltage		–0.5V to +7.0V
DC Output Current (Maximum Sink Current/Pin)		–60 to +120 mA



to A and/or B

Power Dissipation	1.0W
Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	

#### **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Industrial	–40°C to +85°C	$5V \pm 10\%$

Note:

4. Stresses greater than those listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



Parameter	Description	Test Conditions <sup>[5]</sup>	Min.	<b>Typ.</b> <sup>[6]</sup>	Max.	Unit
V <sub>IH</sub>	Input HIGH Voltage	Logic HIGH Level	2.0			V
V <sub>IL</sub>	Input LOW Voltage	Logic LOW Level			0.8	V
V <sub>H</sub>	Input Hysteresis			100		mV
V <sub>IK</sub>	Input Clamp Diode Voltage	V <sub>CC</sub> =Min., I <sub>IN</sub> =-18 mA		-0.7	-1.2	V
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> =Max., V <sub>I</sub> =V <sub>CC</sub>			±1	μA
IIL	Input LOW Current	V <sub>CC</sub> =Max., V <sub>I</sub> =GND			±1	μA
I <sub>OZH</sub>	High Impedance Output Current (Three-State Output pins)	V <sub>CC</sub> =Max., V <sub>OUT</sub> =2.7V			±1	μΑ
I <sub>OZL</sub>	High Impedance Output Current (Three-State Output pins)	V <sub>CC</sub> =Max., V <sub>OUT</sub> =0.5V			±1	μΑ
I <sub>OS</sub>	Short Circuit Current <sup>[8]</sup>	V <sub>CC</sub> =Max., V <sub>OUT</sub> =GND	-80	-140	-200	mA
I <sub>O</sub>	Output Drive Current <sup>[8]</sup>	V <sub>CC</sub> =Max., V <sub>OUT</sub> =2.5V	-50		-180	mA
I <sub>OFF</sub>	Power-Off Disable	V <sub>CC</sub> =0V, V <sub>OUT</sub> ≤4.5V <sup>[7]</sup>			±1	μA

### **Output Drive Characteristics for CY74FCT16652T**

Parameter	Description	Test Conditions <sup>[5]</sup>	Min.	<b>Typ.</b> <sup>[6]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> =Min., I <sub>OH</sub> =-3 mA	2.5	3.5		V
		V <sub>CC</sub> =Min., I <sub>OH</sub> =-15 mA	2.4	3.5		
		V <sub>CC</sub> =Min., I <sub>OH</sub> =-32 mA	2.0	3.0		
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> =Min., I <sub>OL</sub> =64 mA		0.2	0.55	V

#### **Output Drive Characteristics for CY74FCT162652T**

Parameter	Description	Test Conditions <sup>[5]</sup>	Min.	<b>Typ.</b> <sup>[6]</sup>	Max.	Unit
I <sub>ODL</sub>	Output LOW Current <sup>[8]</sup>	$V_{CC}$ =5V, $V_{IN}$ =V <sub>IH</sub> or $V_{IL}$ , $V_{OUT}$ =1.5V	60	115	150	mA
I <sub>ODH</sub>	Output HIGH Current <sup>[8]</sup>	$V_{CC}$ =5V, $V_{IN}$ =V <sub>IH</sub> or $V_{IL}$ , $V_{OUT}$ =1.5V	-60	–115	-150	mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> =Min., I <sub>OH</sub> =-24 mA	2.4	3.3		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> =Min., I <sub>OL</sub> =24 mA		0.3	0.55	V

## **Capacitance** ( $T_A = +25^{\circ}C$ , f = 1.0 MHz)

Parameter	Description <sup>[10]</sup>	Test Conditions	Тур.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	4.5	6.0	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	5.5	8.0	pF

Notes:

5. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 6. Typical values are at  $V_{CC}$ =5.0V, +25°C ambient. 7. Tested at  $T_A$ = +25°C.

Not more than one output should be tested at one time. Duration of the test should not exceed one second.
Duration of the condition cannot exceed one second.
This parameter is measured at characterization but not tested.



#### **Power Supply Characteristics**

Param.	Description	Test Condition	ons <sup>[11]</sup>	Min.	<b>Typ.</b> <sup>[12]</sup>	Max.	Unit
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> =Max.	$V_{IN} \leq 0.2V$ $V_{IN} \geq V_{CC} = 0.2V$	-	5	500	μA
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max. V <sub>IN</sub> =3.4V <sup>[13]</sup>		-	0.5	1.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>[14]</sup>	V <sub>CC</sub> =Max. Outputs Open OEAB=OEAB=GND One Input Toggling 50% Duty Cycle	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	-	75	120	μΑ/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>[15]</sup>	V <sub>CC</sub> =Max. Outputs Open	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	-	0.8	1.7	mA
			V <sub>IN</sub> =3.4V or V <sub>IN</sub> =GND	_	1.3	3.2	mA
		V <sub>CC</sub> =Max. Outputs Open	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND	-	3.8	6.5 <sup>[16]</sup>	mA
		Outputs Open f <sub>o</sub> =10 MHz (CLKBA)	V <sub>IN</sub> =3.4V or V <sub>IN</sub> =GND	_	8.3	20.0 <sup>[16]</sup>	mA

#### Notes:

 Notes:

 11. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

 12. Typical values are at  $V_{CC}$ =5.0V +25° ambient.

 13. Per TTL driven input ( $V_{IN}$ =3.4V); all other inputs at  $V_{CC}$  or GND.

 14. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

 15.  $I_C$  =  $I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$ 
 $I_C$  =  $I_{CC} + \Delta I_{CC} D_H NT + I_{CC} O(fo/2 + f_1 N_1)$ 
 $I_{CC}$  = Quiescent Current with CMOS input levels

  $\Delta_{ICC}$  = Power Supply Current for a TTL HIGH input ( $V_{IN}$ =3.4V)

 D<sub>H</sub> = Duty Cycle for TTL inputs HIGH

  $N_T$  = Number of TTL inputs at  $D_H$ 
 $I_{CCD}$  = Dynamic Current caused by an input transition pair (HLH or LHL)

  $f_0$  = Clock frequency for registered devices, otherwise zero

  $f_1$  = Input signal frequency

  $N_1$  = Number of inputs changing at  $f_1$ 

- f<sub>1</sub> N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>
- All currents are in milliamps and all frequencies are in megahertz.
- 16. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are specified but not tested.



## Switching Characteristics Over the Operating Range<sup>[17]</sup>

		CY74FCT CY74FCT			
Parameter	Description	Min.	Max.	Unit	Fig. No. <sup>[18]</sup>
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Bus to Bus	1.5	6.3	ns	1, 3
t <sub>PZH</sub> t <sub>PHL</sub>	Output Enable Time OEAB or OEBA to Bus	1.5	9.8	ns	1, 7, 8
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OEAB or OEBA to Bus	1.5	6.3	ns	1, 7, 8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Bus	1.5	6.3	ns	1, 5
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay SBA or SAB to Bus	1.5	7.7	ns	1, 5
t <sub>SU</sub>	Set-Up time HIGH or LOW Bus to Clock	2.0	—	ns	4
t <sub>H</sub>	Hold Time HIGH or LOW Bus to Clock	1.5	-	ns	4
t <sub>W</sub>	Clock Pulse Width HIGH or LOW	5.0	- 1	ns	5
t <sub>SK(O)</sub>	Output Skew <sup>[19]</sup>	<u> </u>	0.5	ns	

		CY74FCT CY74FCT			
Parameter	Description	Min.	Max.	Unit	Fig. No. <sup>[18]</sup>
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Bus to Bus	1.5	5.4	ns	1, 3
t <sub>PZH</sub> t <sub>PHL</sub>	Output Enable Time OEAB or OEBA to Bus	1.5	7.8	ns	1, 7, 8
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OEAB or OEBA to Bus	1.5	6.3	ns	1, 7, 8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Bus	1.5	5.7	ns	1, 5
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay SBA or SAB to Bus	1.5	6.2	ns	1, 5
t <sub>SU</sub>	Set-Up Time HIGH or LOW Bus to Clock	2.0	-	ns	4
t <sub>H</sub>	Hold Time HIGH or LOW Bus to Clock	1.5	-	ns	4
t <sub>W</sub>	Clock Pulse Width HIGH or LOW	5.0	-	ns	5
t <sub>SK(O)</sub>	Output Skew <sup>[19]</sup>	_	0.5	ns	

Notes:

Minimum limits are specified, but not tested, on propagation delays.
 See "Parameter Measurement Information" in the General Information section.
 Skew between any two outputs of the same package switching in the same direction. This parameter ensured by design.



## Ordering Information CY74FCT16652


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.4	CY74FCT16652CTPVC/PVCT	O56	56-Lead (300-Mil) SSOP	Industrial
6.3	CY74FCT16652ATPVC/PVCT	O56	56-Lead (300-Mil) SSOP	Industrial

## Ordering Information CY74FCT162652


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.4	74FCT162652CTPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162652CTPVC	O56	56-Lead (300-Mil) SSOP	
	74FCT162652CTPVCT	O56	56-Lead (300-Mil) SSOP	
6.3	CY74FCT162652ATPVC	O56	56-Lead (300-Mil) SSOP	Industrial
	74FCT162652ATPVCT	O56	56-Lead (300-Mil) SSOP	




## Package Diagrams











### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	•		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74FCT162652ATPVCT	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162652A	Samples
74FCT162652CTPACT	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162652C	Samples
74FCT16652ATPVCG4	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16652A	Samples
CY74FCT162652ATPVC	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162652A	Samples
CY74FCT16652ATPVC	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16652A	Samples
CY74FCT16652ATPVCT	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16652A	Samples
CY74FCT16652CTPVC	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16652C	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

## PACKAGE OPTION ADDENDUM

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74FCT162652ATPVCT	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
74FCT162652CTPACT	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
CY74FCT16652ATPVCT	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

9-Aug-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74FCT162652ATPVCT	SSOP	DL	56	1000	367.0	367.0	55.0
74FCT162652CTPACT	TSSOP	DGG	56	2000	367.0	367.0	45.0
CY74FCT16652ATPVCT	SSOP	DL	56	1000	367.0	367.0	55.0

## TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

## TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
74FCT16652ATPVCG4	DL	SSOP	56	20	473.7	14.24	5110	7.87
CY74FCT162652ATPVC	DL	SSOP	56	20	473.7	14.24	5110	7.87
CY74FCT16652ATPVC	DL	SSOP	56	20	473.7	14.24	5110	7.87
CY74FCT16652CTPVC	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



# **PACKAGE OUTLINE**

# **DGG0056A**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# DGG0056A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0056A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated