



📕 Order

Now





**TMUX1204** 

ZHCSJM4A-APRIL 2019-REVISED OCTOBER 2019


# TMUX1204 5V 4:1 通用型模拟多路复用器

### 1 特性

- 轨至轨运行
- 双向信号路径
- 1.8V 逻辑兼容
- 失效防护逻辑
- 低导通电阻: 5Ω
- 宽电源电压范围: 1.08V 至 5.5V
- -40°C 至 +125°C 工作温度
- 低电源电流: 10nA
- 转换时间: 14ns
- 先断后合开关
- ESD 保护 HBM: 2000V

## 2 应用

- 模拟和数字多路复用或多路信号分离
- 电机驱动器
- 伺服驱动器控制模块
- 楼宇自动化
- 条形码扫描仪
- 模拟输入模块
- 电力输送
- 烟雾探测器
- 视频监控
- 热成像摄像机
- 电子销售终端
- 电器
- 消费类音频



## 3 说明

TMUX1204 是一款现代互补金属氧化物半导体 (CMOS) 模拟多路复用器 (MUX),可提供 4:1 单端(1 通道)配置。TMUX1204 由单电源供电(1.08V 至 5.5V),适用于 从 个人电子设备到楼宇自动化系统的 各种应用。低电源电流为 10nA,可用于便携式 应用。

Support &

Community


所有逻辑输入均具有兼容 1.8V 逻辑电平的阈值,当器件在有效电源电压范围内运行时,这些阈值可确保 TTL 和 CMOS 逻辑兼容性。失效防护逻辑电路允许在电源引脚之前的控制引脚上施加电压,从而保护器件免受潜在的损害。

#### 器件信息(1)

器件型号	封装	封装尺寸(标称值)
	VSSOP (10) (DGS)	3.00mm × 3.00mm
TMUX1204	USON (10) (DQA)	2.50mm x 1.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的封装选项附录。

#### TMUX1204 方框图



**A** 

Copyright © 2019, Texas Instruments Incorporated

## 目录

1	特性	1
2	应用	
3	说明	1
4		历史记录 2
5	Pin	Configuration and Functions 3
6	Spe	cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics ( $V_{DD} = 5 V \pm 10 \%$ )
	6.6	Electrical Characteristics ( $V_{DD}$ = 3.3 V ±10 %)7
	6.7	Electrical Characteristics ( $V_{DD} = 1.8 \text{ V} \pm 10 \%$ )
	6.8	Electrical Characteristics ( $V_{DD} = 1.2 \text{ V} \pm 10 \%$ ) 11
	6.9	Typical Characteristics 13
7	Para	ameter Measurement Information 14
	7.1	On-Resistance 14
	7.2	Off-Leakage Current 14
	7.3	On-Leakage Current 15
	7.4	Transition Time 15
	7.5	Break-Before-Make 16
	7.6	$t_{ON(EN)}$ and $t_{OFF(EN)}$ 16
	7.7	Charge Injection 17
	7.8	Off Isolation 17
	7.9	Crosstalk 18

	7.10	Bandwidth	18
8	Deta	iled Description	. 19
	8.1	Functional Block Diagram	19
	8.2	Feature Description	19
	8.3	Device Functional Modes	20
	8.4	Truth Tables	20
9	App	lication and Implementation	. 21
	9.1	Application Information	21
	9.2	Typical Application	21
	9.3	Design Requirements	21
	9.4	Detailed Design Procedure	22
	9.5	Application Curve	22
10	Pow	ver Supply Recommendations	. 22
11	Lay	out	. 23
	11.1	Layout Guidelines	23
	11.2	Layout Example	23
12	器件	和文档支持	. 24
	12.1	文档支持	24
	12.2	接收文档更新通知	24
	12.3	社区资源	24
	12.4	商标	24
	12.5	静电放电警告	24
	12.6		
40			
13	机械	、封装和可订购信息	. 24

## 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

С	Changes from Original (April 2019) to Revision A	Page
•	删除了器件信息 表中 DQA 封装的产品预览	1
•	Deleted Product preview from the DQA package in the Pin Configuration and Functions section	3
•	Added Note 2 to the Pin Functions table	3


2




www.ti.com.cn



## 5 Pin Configuration and Functions





#### **Pin Functions**

			DESCRIPTION <sup>(2)</sup>
NAME	DGS, DQA	ITPE()	DESCRIPTION
A0 1		I	Address line 0. Controls the switch configuration as shown in 表 1.
S1	2	I/O	Source pin 1. Can be an input or output.
GND	3	Р	Ground (0 V) reference
S3	4	I/O	Source pin 3. Can be an input or output.
EN	5	Ι	Active high logic enable. When this pin is low, all switches are turned off. When this pin is high, the A[1:0] logic inputs determine which switch is turned on.
VDD	6	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>DD</sub> and GND.
S4	7	I/O	Source pin 4. Can be an input or output.
D	8	I/O	Drain pin. Can be an input or output.
S2	9	I/O	Source pin 2. Can be an input or output.
A1	10	I	Address line 1. Controls the switch configuration as shown in 表 1.

(1) I = input, O = output, I/O = input and output, P = power

(2) For unused pins, refer to the Device Functional Modes

TEXAS INSTRUMENTS

www.ti.com.cn

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	-0.5	6	V
$V_{\rm SEL}$ or $V_{\rm EN}$	Logic control input pin voltage (EN, A0, A1)	-0.5	6	V
I <sub>SEL</sub> or I <sub>EN</sub>	Logic control input pin current (EN, A0, A1)	-30	30	mA
$V_{\text{S}} \text{ or } V_{\text{D}}$	Source or drain voltage (Sx, D)	-0.5	V <sub>DD</sub> +0.5	V
$I_S \text{ or } I_D \left( _{CONT} \right)$	Source or drain continuous current (Sx, D)	-30	30	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C
TJ	Junction temperature		150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) All voltages are with respect to ground, unless otherwise specified.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>DD</sub>	Positive power supply voltage	1.08	5.5	V
$V_{\text{S}} \text{ or } V_{\text{D}}$	Signal path input/output voltage (source or drain pin) (Sx, D)	0	V <sub>DD</sub>	V
V <sub>SEL</sub> or V <sub>EN</sub>	Logic control input pin voltage (EN, A0, A1)	0	5.5	V
T <sub>A</sub>	Ambient temperature	-40	125	°C

#### 6.4 Thermal Information

		TMU	X1204	
	THERMAL METRIC <sup>(1)</sup>	DGS (VSSOP)	DQA (USON)	UNIT
		10 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	193.9	173.0	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	83.1	99.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	116.5	73.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	22.0	8.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	114.6	73.0	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.



## 6.5 Electrical Characteristics ( $V_{DD} = 5 \text{ V} \pm 10 \text{ \%}$ )

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5 V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_{S} = 0 V \text{ to } V_{DD}$	25°C		5		Ω
R <sub>ON</sub>	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			7	Ω
		Refer to On-Resistance	-40°C to +125°C			9	Ω
		$V_{S} = 0 V \text{ to } V_{DD}$	25°C		0.15		Ω
$\Delta R_{ON}$	On-resistance matching between channels	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			1	Ω
		Refer to On-Resistance	-40°C to +125°C			1	Ω
_		$V_{S} = 0 V \text{ to } V_{DD}$	25°C		1.5		Ω
R <sub>ON</sub>	On-resistance flatness	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C		2		Ω
FLAT		Refer to On-Resistance	-40°C to +125°C		3		Ω
		$V_{DD} = 5 V$	25°C		±75		nA
		Switch Off	-40°C to +85°C	-150		150	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	$V_{D} = 4.5 V / 1.5 V$ $V_{S} = 1.5 V / 4.5 V$ Refer to Off-Leakage Current	-40°C to +125°C	-175		175	nA
		$V_{DD} = 5 V$	25°C		±200		nA
	Drain off leakage current <sup>(1)</sup>	Switch Off $V_D = 4.5 V / 1.5 V$ $V_S = 1.5 V / 4.5 V$ Refer to Off-Leakage Current	-40°C to +85°C	-500		500	nA
I <sub>D(OFF)</sub>			-40°C to +125°C	-750		750	nA
		$V_{DD} = 5 V$ Switch On $V_D = V_S = 4.5 V / 1.5 V$ Refer to On-Leakage Current	25°C		±200		nA
I <sub>D(ON)</sub>	Channel on leakage current		-40°C to +85°C	-500		500	nA
I <sub>S(ON)</sub>	C C		-40°C to +125°C	-750		750	nA
LOGIC	INPUTS (EN, A0, A1)						
VIH	Input logic high		-40°C to +125°C	1.49		5.5	V
VIL	Input logic low		-40°C to +125°C	0		0.87	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.10	μA
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY			·			
1			25°C		0.01		μA
IDD	V <sub>DD</sub> supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			2	μA

(1) When  $V_S$  is 4.5 V,  $V_D$  is 1.5 V or when  $V_S$  is 1.5 V,  $V_D$  is 4.5 V.

# Electrical Characteristics ( $V_{DD}$ = 5 V ±10 %) (continued)

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5 V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	ТА	MIN	TYP	MAX	UNIT
DYNAM	IC CHARACTERISTICS						
		V <sub>S</sub> = 3 V	25°C		14		ns
t <sub>TRAN</sub>	Transition time between channels	$R_{L} = 200 \ \Omega, \ C_{L} = 15 \ pF$	-40°C to +85°C			21	ns
		Refer to Transition Time	-40°C to +125°C			22	ns
		$V_{\rm S} = 3 V$	25°C		8		ns
	Break before make time	$R_{L} = 200 \Omega, C_{L} = 15 pF$	-40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		$V_{\rm S} = 3 V$	25°C		14		ns
t <sub>ON(EN)</sub>	Enable turn-on time	$R_{L} = 200 \ \Omega, \ C_{L} = 15 \ pF$	-40°C to +85°C			20	ns
		Refer to $t_{ON(EN)}$ and $t_{OFF(EN)}$	-40°C to +125°C			20	ns
		$V_{S} = 3 V$	25°C		5		ns
t <sub>OFF(EN)</sub>	Enable turn-off time	$R_L = 200 \Omega$ , $C_L = 15 pF$ Refer to $t_{ON(EN)}$ and $t_{OFF(EN)}$	-40°C to +85°C			20	ns
			-40°C to +125°C			20	ns
Q <sub>C</sub>	Charge Injection		25°C		±9		рС
	Off Isolation	$R_L = 50 \Omega, C_L = 5 pF$ f = 1 MHz Refer to Off Isolation	25°C		-62		dB
O <sub>ISO</sub>		$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz Refer to Off Isolation	25°C		-42		dB
	<b>0</b>	$R_L = 50 \Omega, C_L = 5 pF$ f = 1 MHz Refer to Crosstalk	25°C		-62		dB
X <sub>TALK</sub>	Crosstalk		25°C		-42		dB
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5 pF$ Refer to Bandwidth	25°C		125		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1 MHz	25°C		13		pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1 MHz	25°C		38		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		42		pF



## 6.6 Electrical Characteristics ( $V_{DD} = 3.3 \text{ V} \pm 10 \text{ \%}$ )

at  $T_A = 25^{\circ}$ C,  $V_{DD} = 3.3$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	OG SWITCH						
		$V_{S} = 0 V \text{ to } V_{DD}$	25°C		9		Ω
R <sub>ON</sub>	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			15	Ω
		Refer to On-Resistance	-40°C to +125°C			17	Ω
		$V_{\rm S} = 0$ V to $V_{\rm DD}$	25°C		0.15		Ω
$\Delta R_{ON}$	On-resistance matching between channels	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			1	Ω
		Refer to On-Resistance	-40°C to +125°C			1	Ω
		$V_{\rm S} = 0 \text{ V to } V_{\rm DD}$	25°C		3		Ω
R <sub>ON</sub>	On-resistance flatness	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C		5		Ω
FLAT		Refer to On-Resistance	-40°C to +125°C		6		Ω
		V <sub>DD</sub> = 3.3 V	25°C		±75		nA
	0	Switch Off	-40°C to +85°C	-150		150	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	$V_D = 3 V / 1 V$ $V_S = 1 V / 3 V$ Refer to Off-Leakage Current	-40°C to +125°C	-175		175	nA
		V <sub>DD</sub> = 3.3 V	25°C		±200		nA
	Drain off leakage current <sup>(1)</sup>	Switch Off	-40°C to +85°C	-500		500	nA
I <sub>D(OFF)</sub>		$V_D = 3 V / 1 V$ $V_S = 1 V / 3 V$ Refer to Off-Leakage Current	-40°C to +125°C	-750		750	nA
		V <sub>DD</sub> = 3.3 V	25°C		±200		nA
I <sub>D(ON)</sub>	Channel on leakage current	Switch On	-40°C to +85°C	-500		500	nA
I <sub>S(ON)</sub>		$V_D = V_S = 3 V / 1 V$ Refer to On-Leakage Current	-40°C to +125°C	-750		750	nA
LOGIC	INPUTS (EN, A0, A1)						
VIH	Input logic high		-40°C to +125°C	1.35		5.5	V
V <sub>IL</sub>	Input logic low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.10	μA
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWER	RSUPPLY		·				
			25°C		0.01		μA
IDD	V <sub>DD</sub> supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			1.3	μA

(1) When  $V_S$  is 3 V,  $V_D$  is 1 V or when  $V_S$  is 1 V,  $V_D$  is 3 V.

# Electrical Characteristics ( $V_{DD}$ = 3.3 V ±10 %) (continued)

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 3.3$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	ТА	TA MIN				
DYNAM	IC CHARACTERISTICS							
		$V_{\rm S} = 2 V$	25°C		14		ns	
t <sub>TRAN</sub>	Transition time between channels	$R_{L} = 200 \Omega, C_{L} = 15 pF$	-40°C to +85°C			25	ns	
		Refer to Transition Time	-40°C to +125°C			25	ns	
		$V_{\rm S} = 2 V$	25°C		8		ns	
t <sub>OPEN</sub> (BBM)	Break before make time	$R_{L} = 200 \Omega, C_{L} = 15 pF$	-40°C to +85°C	1			ns	
(BDIVI)		Refer to Break-Before-Make	-40°C to +125°C	1			ns	
		V <sub>S</sub> = 2 V	25°C		14		ns	
t <sub>ON(EN)</sub>	Enable turn-on time	$R_{L} = 200 \Omega, C_{L} = 15 pF$	-40°C to +85°C			25	ns	
		Refer to $t_{\text{ON(EN)}}$ and $t_{\text{OFF(EN)}}$	-40°C to +125°C			25	ns	
		$V_{\rm S} = 2 V$	25°C		7		ns	
t <sub>OFF(EN)</sub>	Enable turn-off time	$R_{L} = 200 \Omega, C_{L} = 15 pF$	-40°C to +85°C			13	ns	
		Refer to t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub> -40°C to +125°C				13	ns	
Q <sub>C</sub>	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$ , $C_L = 1 nF$ Refer to Charge Injection	25°C		±7		рС	
_		$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Off Isolation	25°C		-62		dB	
O <sub>ISO</sub>	Off Isolation	$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz Refer to Off Isolation	25°C		-42		dB	
	0		25°C		-62		dB	
X <sub>TALK</sub> Crosstalk		25°C		-42		dB		
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5 pF$ Refer to Bandwidth	25°C		125		MHz	
C <sub>SOFF</sub>	Source off capacitance	f = 1 MHz	25°C		13		pF	
C <sub>DOFF</sub>	Drain off capacitance	f = 1 MHz	25°C		38		pF	
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		42		pF	



# 6.7 Electrical Characteristics ( $V_{DD} = 1.8 \text{ V} \pm 10 \text{ \%}$ )

at  $T_A = 25^{\circ}$ C,  $V_{DD} = 1.8$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
$ \begin{array}{ c c c c c c } \hline \textbf{ANALOG SWITCH} \\ \hline \textbf{R}_{ON} & \hline \textbf{On-resistance} & \hline \textbf{V}_{S} = 0 \ \forall \ to \ V_{DD} & \hline \textbf{I}_{SD} = 10 \ \text{mA} & \hline \textbf{Refer to } \textbf{On-Resistance} & -40^{\circ} C \ to +85^{\circ} C & 40 & -40^{\circ} C \ to +125^{\circ} C & 40 & -40^{\circ} C \ to +125^{\circ} C & 40 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 15 & -40^{\circ} C \ to +125^{\circ} C & 50 & 15 & -40^{\circ} C \ to +125^{\circ} C & 50 & 15 & -40^{\circ} C \ to +125^{\circ} C & 50 & 15 & -40^{\circ} C \ to +125^{\circ} C & 50 & 15 & -40^{\circ} C \ to +125^{\circ} C & 50 & 15 & -40^{\circ} C \ to +125^{\circ} C & 50 & 15 & -40^{\circ} C \ to +125^{\circ} C & 50 & 15 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -50 & -50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -50 & -50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -50 & -50 & 50 & -40^{\circ} C \ to +125^{\circ} C & 50 & 50 & -50 & -50 & -50 & -50 & 50 & $							
		$V_{s} = 0 V to V_{DD}$	25°C		40		Ω
R <sub>ON</sub>	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			80	Ω
		Refer to On-Resistance	-40°C to +125°C			80	Ω
		$V_{s} = 0 V to V_{DD}$	25°C		0.15		Ω
$\Delta R_{ON}$	5	0 00	-40°C to +85°C			1.5	Ω
	onarmoio	Refer to On-Resistance	-40°C to +125°C			1.5	Ω
		88	25°C		±75		nA
	Course off locks are surrout (1)		-40°C to +85°C	-150		150	nA
IS(OFF)	(OFF) Source on leakage current "	V <sub>S</sub> = 1 V / 1.8 V	-40°C to +125°C	-175		175	nA
		88	25°C		±200		nA
	Drain off looks an annot (1)		-40°C to +85°C	-500		500	nA
ID(OFF) Drain off leakage current (*)	V <sub>S</sub> = 1 V / 1.8 V	–40°C to +125°C	-750		750	nA	
		V <sub>DD</sub> = 1.98 V	25°C	±200		nA	
,	Channel on leakage current		-40°C to +85°C	-500		500	nA
I <sub>S(ON)</sub>	5		-40°C to +125°C	-750		750	nA
LOGIC	INPUTS (EN, A0, A1)						
VIH	Input logic high		-40°C to +125°C	1.07		5.5	V
V <sub>IL</sub>	Input logic low		-40°C to +125°C	0		0.68	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.10	μA
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWEF	SUPPLY						
		Logic inputs = 0 V or 5.5 V	25°C		0.005		μA
IDD	V <sub>DD</sub> supply current	$Logic inputs = 0 \ v \ 01 \ 5.5 \ v$	-40°C to +125°C			0.95	μA

(1) When  $V_S$  is 1.8 V,  $V_D$  is 1 V or when  $V_S$  is 1 V,  $V_D$  is 1.8 V.

# Electrical Characteristics ( $V_{DD}$ = 1.8 V ±10 %) (continued)

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 1.8$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	MIN TYP MA			
DYNAM	IC CHARACTERISTICS					1		
		V <sub>S</sub> = 1 V	25°C		28		ns	
t <sub>TRAN</sub>	Transition time between channels	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			48	ns	
		Refer to Transition Time	-40°C to +125°C			48	ns	
		V <sub>S</sub> = 1 V	25°C		16		ns	
	Break before make time	$R_{L} = 200 \Omega, C_{L} = 15 pF$	-40°C to +85°C	1			ns	
(BBM)		Refer to Break-Before-Make	-40°C to +125°C	1			ns	
		V <sub>S</sub> = 1 V	25°C		28		ns	
t <sub>ON(EN)</sub>	Enable turn-on time	$R_{L} = 200 \Omega, C_{L} = 15 pF$	-40°C to +85°C			48	ns	
		Refer to $t_{ON(EN)}$ and $t_{OFF(EN)}$	-40°C to +125°C			48	ns	
		$V_{\rm S} = 1 V$	25°C		16		ns	
t <sub>OFF(EN)</sub>		$R_{L} = 200 \Omega, C_{L} = 15 pF$	-40°C to +85°C			27	ns	
		Refer to t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>	-40°C to +125°C		27		ns	
Q <sub>C</sub>	Charge Injection	$V_{S} = 1 V$ $R_{S} = 0 \Omega, C_{L} = 1 nF$ Refer to Charge Injection	25°C		-2		рС	
		$R_L = 50 \Omega, C_L = 5 pF$ f = 1 MHz Refer to Off Isolation	25°C		-62		dB	
O <sub>ISO</sub>	Off Isolation	$R_L = 50 \Omega, C_L = 5 pF$ f = 10 MHz Refer to Off Isolation	25°C		-42		dB	
	0	$R_L = 50 \Omega, C_L = 5 pF$ f = 1 MHz Refer to Crosstalk	25°C		-62		dB	
X <sub>TALK</sub> Crosstalk			25°C		-42		dB	
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5 pF$ Refer to Bandwidth	25°C		125		MHz	
C <sub>SOFF</sub>	Source off capacitance	f = 1 MHz	25°C		13		pF	
C <sub>DOFF</sub>	Drain off capacitance	f = 1 MHz	25°C		38		pF	
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		42		pF	



## 6.8 Electrical Characteristics (V<sub>DD</sub> = 1.2 V ±10 %)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH	<u>"</u>	1	- <b>P</b>			
		$V_{\rm S} = 0$ V to $V_{\rm DD}$	25°C		70		Ω
R <sub>ON</sub>	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			105	Ω
		Refer to On-Resistance	-40°C to +125°C			105	Ω
		$V_{S} = 0 V \text{ to } V_{DD}$	25°C		0.15		Ω
$\Delta R_{ON}$	On-resistance matching between channels	I <sub>SD</sub> = 10 mA	-40°C to +85°C			1.5	Ω
		Refer to On-Resistance	-40°C to +125°C			1.5	Ω
		V <sub>DD</sub> = 1.32 V	25°C		±75		nA
	<b>o</b> (1)	Switch Off	-40°C to +85°C	-150		150	nA
I <sub>S(OFF)</sub>	S(OFF) Source off leakage current <sup>(1)</sup>	$V_{D} = 1.2 V / 1 V$ $V_{S} = 1 V / 1.2 V$ Refer to Off-Leakage Current	-40°C to +125°C	-175		175	nA
		V <sub>DD</sub> = 1.32 V	25°C		±200		nA
		Switch Off	-40°C to +85°C	-500		500	nA
I <sub>D(OFF)</sub> Drain off leakage current <sup>(1)</sup>	$V_D = 1.2 V / 1 V$ $V_S = 1 V / 1.2 V$ Refer to Off-Leakage Current	-40°C to +125°C	-750		750	nA	
		V <sub>DD</sub> = 1.32 V	25°C	±200			nA
I <sub>D(ON)</sub>	Channel on leakage current	Switch On	-40°C to +85°C	-500		500	nA
I <sub>S(ON)</sub>	5	$V_D = V_S = 1.2 V / 1 V$ Refer to On-Leakage Current	-40°C to +125°C	-750		750	nA
LOGIC	INPUTS (EN, A0, A1)						
VIH	Input logic high		-40°C to +125°C	0.96		5.5	V
V <sub>IL</sub>	Input logic low		-40°C to +125°C	0		0.36	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.10	μA
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWEF	SUPPLY						
	V oursely oursent		25°C		0.005		μA
IDD	V <sub>DD</sub> supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			0.8	μA

(1) When  $V_S$  is 1 V,  $V_D$  is 1.2 V or when  $V_S$  is 1.2 V,  $V_D$  is 1 V.

Texas Instruments

www.ti.com.cn

# Electrical Characteristics ( $V_{DD}$ = 1.2 V ±10 %) (continued)


	PARAMETER	TEST CONDITIONS	TA	TA MIN TYP MAX					
DYNAM	IC CHARACTERISTICS	RACTERISTICS							
		$V_{\rm S} = 1  \rm V$	25°C		60		ns		
t <sub>TRAN</sub>	Transition time between channels	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			210	ns		
		Refer to Transition Time	-40°C to +125°C			210	ns		
		V <sub>S</sub> = 1 V	25°C		28		ns		
	Break before make time	$R_{L} = 200 \ \Omega, C_{L} = 15 \ pF$	-40°C to +85°C	1			ns		
(BBM)		Refer to Break-Before-Make	-40°C to +125°C	1			ns		
		V <sub>S</sub> = 1 V	25°C		60		ns		
t <sub>ON(EN)</sub>	Enable turn-on time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			190	ns		
		Refer to $t_{ON(EN)}$ and $t_{OFF(EN)}$	-40°C to +125°C			190	ns		
		V <sub>S</sub> = 1 V	25°C		45		ns		
t <sub>OFF(EN)</sub> Ena	DFF(EN) Enable turn-off time	$R_L = 200 \Omega, C_L = 15 \text{ pF}$ -40°C to +85°C				150	ns		
		Refer to $t_{ON(EN)}$ and $t_{OFF(EN)}$	-40°C to +125°C			150	ns		
Q <sub>C</sub>	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$ , $C_L = 1 nF$ Refer to Charge Injection	25°C		±2		рС		
0	<b>0</b> // 1 / /	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Off Isolation	25°C		-62		dB		
O <sub>ISO</sub>	Off Isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Off Isolation	25°C		-42		dB		
	<b>0</b>	$R_L = 50 \Omega, C_L = 5 pF$ f = 1 MHz Refer to Crosstalk	25°C		-62		dB		
X <sub>TALK</sub>	Crosstalk		25°C		-42		dB		
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5 pF$ Refer to Bandwidth	25°C		125		MHz		
C <sub>SOFF</sub>	Source off capacitance	f = 1 MHz	25°C		13		pF		
C <sub>DOFF</sub>	Drain off capacitance	f = 1 MHz	25°C		38		pF		
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		42		pF		



### TMUX1204 ZHCSJM4A – APRIL 2019– REVISED OCTOBER 2019

### 6.9 Typical Characteristics


at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5 V$  (unless otherwise noted)



## 7 Parameter Measurement Information

#### 7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. The measurement setup used to measure  $R_{ON}$  is shown in  $\mathbb{Z}$  7. Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ :



ISD

图 7. On-Resistance Measurement Setup

## 7.2 Off-Leakage Current


There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

The setup used to measure both off-leakage currents is shown in  $\mathbb{R}$  8.









#### 7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement.  $\mathbb{B}$  9 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




图 9. On-Leakage Measurement Setup

#### 7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance.  $\mathbb{R}$  10 shows the setup used to measure transition time, denoted by the symbol t<sub>TRANSITION</sub>.




图 10. Transition-Time Measurement Setup

Texas Instruments

www.ti.com.cn

#### 7.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay.  $\aleph$  11 shows the setup used to measure break-before-make delay, denoted by the symbol t<sub>OPEN(BBM)</sub>.





图 11. Break-Before-Make Delay Measurement Setup

### 7.6 $t_{ON(EN)}$ and $t_{OFF(EN)}$

Turn-on time is defined as the time taken by the output of the device to rise to 10% after the enable has risen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance.  $\mathbb{R}$  12 shows the setup used to measure turn-on time, denoted by the symbol  $t_{ON(EN)}$ .

Turn-off time is defined as the time taken by the output of the device to fall to 90% after the enable has fallen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance.  $\mathbb{R}$  12 shows the setup used to measure turn-off time, denoted by the symbol  $t_{OFF(EN)}$ .



#### 图 12. Turn-On and Turn-Off Time Measurement Setup



### 7.7 Charge Injection

The TMUX1204 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_c$ .  $\mathbb{R}$  13 shows the setup used to measure charge injection from source (Sx) to drain (D).





图 13. Charge-Injection Measurement Setup

#### 7.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel.  $\mathbb{R}$  14 shows the setup used to measure, and the equation used to calculate off isolation.





Off Isolation = 
$$20 \cdot \text{Log}\left(\frac{V_{\text{OUT}}}{V_{\text{S}}}\right)$$

(1)

TMUX1204 ZHCSJM4A – APRIL 2019–REVISED OCTOBER 2019



### 7.9 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel.  $\mathbb{E}$  15 shows the setup used to measure, and the equation used to calculate crosstalk.




图 15. Crosstalk Measurement Setup

Channel-to-Channel Crosstalk = 
$$20 \cdot Log\left(\frac{V_{OUT}}{V_S}\right)$$
 (2)

#### 7.10 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device.  $\boxed{8}$  16 shows the setup used to measure bandwidth.




图 16. Bandwidth Measurement Setup



8

# Detailed Description

### 8.1 Functional Block Diagram

The TMUX1204 is a 4:1, single-ended (1-ch.), mux. Each channel is turned on or turned off based on the state of the address lines and the enable pin.




图 17. TMUX1204 Functional Block Diagrams

### 8.2 Feature Description

#### 8.2.1 Bidirectional Operation

The TMUX1204 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

#### 8.2.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX1204 ranges from GND to V<sub>DD</sub>.

#### 8.2.3 1.8 V Logic Compatible Inputs

The TMUX1204 has 1.8-V logic compatible control for all logic control inputs. The logic input thresholds scale with supply but still provide 1.8-V logic control when operating at 5.5 V supply voltage. 1.8-V logic level inputs allows the TMUX1204 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to *Simplifying Design with 1.8 V logic Muxes and Switches* 

#### 8.2.4 Fail-Safe Logic

The TMUX1204 supports Fail-Safe Logic on the control input pins (EN, A0, A1) allowing for operation up to 5.5 V, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX1204 to be ramped to 5.5 V while  $V_{DD} = 0$  V. Additionally, the feature enables operation of the TMUX1204 with  $V_{DD} = 1.2$  V while allowing the select pins to interface with a logic level of another device up to 5.5 V.

TMUX1204

ZHCSJM4A-APRIL 2019-REVISED OCTOBER 2019



www.ti.com.cn

### 8.3 Device Functional Modes

When the EN pin of the TMUX1204 is pulled high, one of the switches is closed based on the state of the address lines. When the EN pin is pulled low, all the switches are in an open state irrespective of the state of the address lines. The EN pin can be connected to  $V_{DD}$  (as high as 5.5 V).

The TMUX1204 can be operated without any external components except for the supply decoupling capacitors. Unused logic control pins should be tied to GND or V<sub>DD</sub> in order to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx or D) should be connected to GND.

### 8.4 Truth Tables

and  $\frac{1}{5}$  1 show the truth tables for the TMUX1204, respectively.

EN	A1	A0	Selected Channel Connected To Drain (D) Pin
0	X <sup>(1)</sup>	X <sup>(1)</sup>	All channels are off
1	0	0	Channel S1
1	0	1	Channel S2
1	1	0	Channel S3
1	1	1	Channel S4

#### 表 1. TMUX1204 Truth Table

(1) X denotes don't care.



## 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TMUX12xx family offers good system performance across a wide operating supply (1.08V to 5.5V). These devices include 1.8V logic compatible control input pins that enable operation in systems with 1.8V I/O rails. Additionally, the control input pins support Fail-Safe Logic which allows for operation up to 5.5V, regardless of the state of the supply pin. This protection stops the logic pins from back-powering the supply rail. These features make the TMUX12xx a family of general purpose multiplexers and switches that can reduce system complexity, board size, and overall system cost.

### 9.2 Typical Application

One useful application to take advantage of the TMUX1204 features is multiplexing various signals into an ADC that is integrated into a MCU. Utilizing an integrated ADC in a MCU allows a system to minimize cost with a potential tradeoff of system performance when compared to an external ADC. The multiplexer allows for multiple inputs/sensors to be monitored with a single ADC pin of the device, which is critical in systems with limited I/O.




图 18. Multiplexing Signals to Integrated ADC

## 9.3 Design Requirements

For this design example, use the parameters listed in  $\frac{1}{5}$  2.

表 2. Design Parameters

PARAMETERS	VALUES
Supply (V <sub>DD</sub> )	5.0 V
I/O signal range	0 V to V <sub>DD</sub> (Rail to Rail)
Control logic thresholds	1.8 V compatible

TMUX1204 ZHCSJM4A – APRIL 2019–REVISED OCTOBER 2019



#### 9.4 Detailed Design Procedure

The TMUX1204 can be operated without any external components except for the supply decoupling capacitors. If the parts desired power-up state is disabled, the enable pin should have a weak pull-down resistor and be controlled by the MCU via GPIO. All inputs being muxed to the ADC of the MCU must fall within the recommend operating conditions of the TMUX1204 including signal range and continuous current. For this design with a supply of 5 V the signal range can be 0 V to 5 V and the max continuous current can be 30 mA.

### 9.5 Application Curve






图 19. On-Resistance vs Source or Drain Voltage

## **10** Power Supply Recommendations

The TMUX1204 operates across a wide supply range of 1.08 V to 5.5 V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the  $V_{DD}$  supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F from  $V_{DD}$  to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.




## 11 Layout

### 11.1 Layout Guidelines

#### 11.1.1 Layout Information

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. 20 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.



Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

21 illustrates an example of a PCB layout with the TMUX1204. Some key considerations are:

- Decouple the V<sub>DD</sub> pin with a 0.1-µF capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V<sub>DD</sub> supply.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

### 11.2 Layout Example




图 21. TMUX1204 Layout Example

Texas Instruments

www.ti.com.cn

## 12 器件和文档支持

12.1 文档支持

#### 12.1.1 相关文档

德州仪器 (TI),《使用 1.8V 逻辑多路复用器和开关简化设计》。

德州仪器 (TI), 《QFN/SON PCB 连接》。

德州仪器 (TI), 《四方扁平封装无引线逻辑封装》。

### 12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品 信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 12.3 社区资源

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 商标

E2E is a trademark of Texas Instruments.

#### **12.5** 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 12.6 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1204DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1F6	Samples
TMUX1204DQAR	ACTIVE	USON	DQA	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	204	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION



\*All dimensions are nominal



## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1204DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMUX1204DQAR	USON	DQA	10	3000	180.0	9.5	1.18	2.68	0.72	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Jul-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1204DGSR	VSSOP	DGS	10	2500	364.0	364.0	27.0
TMUX1204DQAR	USON	DQA	10	3000	189.0	185.0	36.0


# **DQA0010A**



# **PACKAGE OUTLINE**

## USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.




# DQA0010A

# **EXAMPLE BOARD LAYOUT**

## USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# DQA0010A

# **EXAMPLE STENCIL DESIGN**

## USON - 0.55 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **DGS0010A**



# **PACKAGE OUTLINE**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



# DGS0010A

# **EXAMPLE BOARD LAYOUT**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGS0010A

# **EXAMPLE STENCIL DESIGN**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### 重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、 验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用 所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司