











TUSB2E22
SNLS648A – FEBRUARY 2019 – REVISED DECEMBER 2019

# TUSB2E22 eUSB2-USB 2.0 Dual Repeater

#### 1 Features

- Compliance to USB 2.0 and eUSB2 (rev 1.1)
- Support for Low-speed (LS), Full-speed (FS), High-speed (HS)
- Dual repeater with 2:2 crossbar Mux
- · Host and device mode (DRD) support
- 4 eUSB2 compensation settings to meet different system requirements
- eUSB2 LS/FS signaling meets 1.2 V option of the eUSB2 interface

## 2 Applications

- Notebooks and desktops
- Cell phones
- Tablets
- Wearables
- Portable electronics

### 3 Description

TUSB2E22 enables implementation of USB 2.0 compliance port on newer processors using lower voltage processes.

TUSB2E22 is a USB-Compliant eUSB2-USB 2.0 repeater supporting both device and host modes.

TUSB2E22 supports USB Low-speed (LS) and Full-speed (FS) signals and High-speed (HS) signals.

TUSB2E22 is designed to interface with eUSB2 eDSPr or eUSPr operating at 1.2 V single-ended signaling.


TUSB2E22 has 4 levels of compensation settings via EQ0 and EQ1 pins. These settings could be used to optimize compensation for different eUSB2 channel loss profiles.

#### Device Information (1)


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TUSB2E22	DSBGA (25)	2.0 mm x 2.0 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

# 4 Simplified Schematic



#### TUSB2E22





# **Table of Contents**

1	Features 1		10.1 Application Information 1	3
2	Applications 1		10.2 Typical Dual Port System Implementation 1	13
3	Description 1		10.3 Design Requirements	3
4	Simplified Schematic		10.4 Detailed Design Procedure 1	4
5	Revision History		10.5 Application Curve	4
-		11	Power Supply Recommendations 1	
6 -	Pin Configuration and Functions		11.1 Power Up Reset 1	
1	Specifications 5	12	Layout 1	
	7.1 Absolute Maximum Ratings 5		12.1 Layout Guidelines 1	
	7.2 ESD Ratings		12.2 Example Layout For Application With No Cross	
	7.3 Recommended Operating Conditions		MUX Function 1	16
	7.4 Thermal Information	13	Device and Documentation Support 1	7
	7.5 Electrical Characteristics		13.1 Related Links 1	
	7.6 Switching Characteristics 9		13.2 Receiving Notification of Documentation Updates 1	
	7.7 Timing Requirements		13.3 Support Resources	
8	Parametric Measurement Information 10		13.4 Trademarks	
9	Detailed Description 11		13.5 Electrostatic Discharge Caution 1	
	9.1 Overview 11		13.6 Glossary	
	9.2 Functional Block Diagram 11	14	Mechanical, Packaging, and Orderable	
	9.3 Feature Description		Information	7
	9.4 Device Functional Modes		14.1 Package Option Addendum	
10	Applications and Implementation 13		The state of the s	

# **5 Revision History**

DATE	REVISION	NOTE
December 2019	*	Initial public release



# 6 Pin Configuration and Functions

25-YCG (2.0 mm x 2.0 mm)
Top View

1 2 3 4 5

A (edd) (RSVD1) (RSVD2) (RSVD3) (DPA)

B (edd) (VD03V3) (VSS) (VD01V8) (DNA)

C (VSS) (CROSS) (VD01V8) (VSS) (VSS)

D (edd) (EQ0) (EQ1) (RESETB) (DPB)



## **Pin Functions**

	PIN		RESET	ASSOCIAT	
NAME	NO.	I/O	STATE	ED ESD SUPPLY	DESCRIPTION
VDD3V3	B2, D2	PWR	N/A	N/A	3.3V Supply Voltage
VDD1V8	C3, B4, D4	PWR	N/A	N/A	1.8V Analog Supply Voltage
VSS	C1, C4, B3, D3, C5	GND	N/A	N/A	GND
RESETB	E4	Digital Input	N/A	VDD1V8	Active Low Reset. Upon de-assertion of RESETB both repeaters will be enabled and be in eUSB2 default mode awaiting configuration from eDSPr or eUSPr.
CROSS	C2	Digital Input	N/A	VDD3V3	Indicates mux orientation. Used to specify orientation of internal Crossbar switch CROSS = Low: eUSB0 «-» USBA and eUSB1 «-» USBB CROSS = High: eUSB0 «-» USBB and eUSB1 «-» USBA Sampled at de-assertion of RESETB
RSVD1	A2	Digital I/O	Hi-Z	VDD3V3	Reserved pins connect 1 kΩ pull up to 1.8V
RSVD2	A3	Digital I/O	Hi-Z	VDD3V3	Reserved pins connect 1 $k\Omega$ pull up to 1.8V
RSVD3	A4	Digital Output	Hi-Z	VDD3V3	Reserved pin leave it unconnected
EQ0	E2	Digital I/O	Hi-Z (input)	VDD3V3	Compensation Level 0: EQ1=low EQ0= low
EQ1	E3	Digital I/O	Hi-Z (input)	VDD3V3	Compensation Level 1: EQ1=low EQ0=high Compensation Level 2: EQ1=high EQ0=low Compensation Level 3: EQ1=high EQ0=high Pins are sampled at RESETB de-assertion
eDP0	A1	Analog I/O	Hi-Z	VDD1V8	eUSB2 port 0 D+ pin
eDN0	B1	Analog I/O	Hi-Z	VDD1V8	eUSB2 port 0 D- pin
eDN1	D1	Analog I/O	Hi-Z	VDD1V8	eUSB2 port 1 D- pin
eDP1	E1	Analog I/O	Hi-Z	VDD1V8	eUSB2 port 1 D+ pin
DPA	A5	Analog I/O	Hi-Z	VDD3V3	USB port A D+ pin
DNA	B5	Analog I/O	Hi-Z	VDD3V3	USB port A D- pin
DNB	D5	Analog I/O	Hi-Z	VDD3V3	USB port B D- pin
DPB	E5	Analog I/O	Hi-Z	VDD3V3	USB port B D+ pin



# 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage range	V <sub>DD3V3</sub>	-0.3	4.32	V
Analog Supply voltage range	V <sub>DD1V8</sub>	-0.3	2.1	V
Voltage range	DPA, DNA, DPB, DNB, 1000 total number of short events and cummulative duration of 1000 hrs.	-0.3	6	٧
Voltage range	eDP0, eDN0, eDP1, eDN1	-0.3	1.6	V
Voltage range	CROSS, RESETB, RSVD1, RSVD2, RSVD3, EQ1, EQ0	-0.3	2.1	V
Junction temperature	$T_{J(max)}$		125	°C
Storage temperature	T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic dischar	Flootroctatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1500	.,
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

	<u> </u>				
		MIN	NOM	MAX	UNIT
$V_{DD3V3}$	Supply voltage (VDD3V3)	3.0	3.3	3.6	V
$V_{DD1V8}$	Analog Supply voltage (VDD1V8)	1.62	1.8	1.98	V
T <sub>A</sub>	Operating free-air temperature	-20		85	°C
TJ	Junction temperature	-20		105	°C
T <sub>CASE</sub>	Case temperature	-20		105	°C
T <sub>PCB</sub>	PCB temperature (1mm away from the device)	-20		92	°C

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TUSB2E22 YCG (DSBGA)	UNIT
		25 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	18.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	18.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL IN	IPUTS					
V <sub>IH</sub>	High level input voltage	CROSS, EQ1, EQ0	1.053			V
V <sub>IL</sub>	Low-level input voltage	CROSS, EQ1, EQ0			0.693	V
V <sub>IL</sub>	Low-level input voltage	RESETB			0.35	V
V <sub>IH</sub>	High level input voltage	RESETB	0.75			V
I <sub>IH</sub>	High level input current	V <sub>IH</sub> = 1.98V, VDD3V3=3.0V or 0V, VDD1V8=1.62V or 0V CROSS, RESETB, EQ1, EQ0			2	μA
I <sub>IL</sub>	Low level input current	V <sub>IL</sub> = 0V, VDD3V3=3.0V or 0V, VDD1V8=1.62V or 0V CROSS, RESETB, EQ1, EQ0			2	μA
USBA (DP	A, DNA), USBB (DPB, DNB)				·	
Z <sub>inp_Dx</sub>	Impedance to GND, no pull up/down	Vin=3.6V, V <sub>DD3V3</sub> =3.0V USB 2.0 Spec Section 7.1.6	390			kΩ
R <sub>PUI</sub>	Bus Pull-up Resistor on Upstream Facing Port (idle)	USB 2.0 Spec Section 7.1.5	0.92	1.1	1.475	kΩ
R <sub>PUR</sub>	Bus Pull-up Resistor on Upstream Facing Port (receiving)	USB 2.0 Spec Section 7.1.5	1.525	2.2	2.99	kΩ
R <sub>PD</sub>	Bus Pull-down Resistor on Downstream Facing Port	USB 2.0 Spec Section 7.1.5	14.35	19	24.6	kΩ
V <sub>HSTERM</sub>	Termination voltage in highspeed	USB 2.0 Spec Section 7.1.6.2, The output voltage in the high-speed idle state	-10		10	mV
USB TERM	INATION					
Z <sub>HSTERM</sub>	Driver Output Resistance (which also serves as high speed termination)	(VOH= 0 to 600mV) USB 2.0 Spec Section 7.1.1.1,	40.5	45	49.5	Ω
USBA, USE	BB INPUT LEVELS LS/FS					
V <sub>IH</sub>	High (driven)	USB 2.0 Spec Section 7.1.4 (measured at connector)	2			٧
$V_{IHZ}$	High (floating)	USB 2.0 Spec Section 7.1.4 (HOST downstream port pull down resistor enabled and external device pull up 1.5K +/-5% to 3.0-3.6V).	2.7		3.6	V
$V_{IL}$	Low	USB 2.0 Spec Section 7.1.4			0.8	V
USBA, USE	BB OUTPUT LEVELS LS/FS					
V <sub>OL</sub>	Low	USB 2.0 Spec Section 7.1.1, (measured at connector with RL of 1.425 k $\Omega$ to 3.6 V.)	0		0.3	V



# **Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High (Driven)	USB 2.0 Spec Section 7.1.1 (measured at connector with RL of 14.25 k $\Omega$ to GND. )	2.8		3.6	V
Z <sub>FSTERM</sub>	Driver Series Output Resistance	USB 2.0 Spec Section 7.1.1, Measured it during VOL or VOH	28		44	Ω
$V_{CRS}$	Output Signal Crossover Voltage	Measured as in USB 2.0 Spec Section 7.1.1 Figure 7-8; Excluding the first transition from the Idle state	1.3		2	V
USBA, USB	B OUTPUT LEVELS HS					
V <sub>HSOH</sub>	High-speed data signaling high	USB 2.0 Spec Section 7.1.7.2, measured single ended peak voltage per USB 2.0 test measurement spec, Test load is an ideal 45ohm to GND on DP and DN	360		440	mV
V <sub>HSOL</sub>	High-speed data signaling low, driver is off termination is on (measured single ended)	USB 2.0 Spec Section 7.1.7.2,Test load is an ideal 45ohm to GND on DP and DN.	-10		10	mV
$V_{CHIRPJ}$	Chirp J level (differential voltage)	USB 2.0 Spec Section 7.1.7.2 , Test load is an ideal 45ohm to GND on DP and DN.	700	900	1100	mV
V <sub>CHIRPK</sub>	Chirp K level (differential voltage)	USB 2.0 Spec Section 7.1.7.2 , Test load is an ideal 45ohm to GND on DP and DN.	-900	-700	-500	mV
U2_TX <sub>CM</sub>	High-speed TX DC Common Mode		-50	200	500	mV
eUSB2 TER	MINATION					
R <sub>SRC_HS</sub>	High speed transmit source termination impedance	eUSB2 Spec Section 7.1.1	33	40	47	Ω
ΔR <sub>SRC_HS</sub>	High speed source impedance mismatch	eUSB2 Spec Section 7.1.1			4	Ω
R <sub>RCV_DIF</sub>	High speed differential receiver termination (repeater)	eUSB2 Spec Section 7.1.2	74	80	86	Ω
R <sub>PD</sub>	Pull-down resistors on eDP/eDN	eUSB2 Spec Section 7.3, active during LS, FS and HS	6	8	10	kΩ
R <sub>SRC_LSFS</sub>	Transmit output impedance	eUSB2 Spec Section 7.2.1, Table 7-13 TX output impedance to match spec version 1.10	28	44	59	Ω
eUSB0, eUS	B1 FS/LS INPUT LEVELS					
$V_{IL}$	Single-ended input low	eUSB2 Spec Section 7.2.1, Table 7-13	-0.1		0.399	V
$V_{IH}$	Single-ended input high	eUSB2 Spec Section 7.2.1, Table 7-13	0.819		1.386	V
V <sub>HYS</sub>	Receive single-ended hysteresis voltage	eUSB2 Spec Section 7.2.1, Table 7-13	43.2			mV
eUSB0, eUS	B1 FS/LS OUTPUT LEVELS					
V <sub>OL</sub>	Single-ended output low	eUSB2 Spec Section 7.2.1, Table 7-13			0.198	V
V <sub>OH</sub>	Single-ended output high	eUSB2 Spec Section 7.2.1, Table 7-13	0.918		1.32	V
eUSB0, eUS	B1 HS INPUT LEVELS					
V <sub>RX_CM</sub>	Receive DC common mode range (low)	eUSB2 Spec Section 7.1.2 (normative), low DC common mode RX must tolerate			120	mV
V <sub>RX_CM</sub>	Receive DC common mode range (high)	eUSB2 Spec Section 7.1.2 (normative), high DC common mode RX must tolerate	280			mV
V <sub>CM_RX_AC</sub>	Receiver AC common mode (50MHz-480MHz)	eUSB2 Spec Section 7.1.2 (informative), across the DC common mode range of 120mV to 280mV. (RX capability tested with intentional TX Rise/Fall Time mismatch and prop delay mismatch)	-60		60	mV
C <sub>RX_CM</sub>	Receive center-tapped capacitance	eUSB2 Spec Section 7.1.2 (informative)	15		50	pF
V <sub>RX_DIF_SEN</sub>	Receive differential sensitivity, RX should	eUSB2 Spec Section 7.1.2, V <sub>CM</sub> =	·	<del></del>	120	mVp-p



# **Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
eUSB0, eUS	eUSB0, eUSB1 HS OUTPUT LEVELS									
V <sub>ETX_CM_AC</sub>	Transmit CM AC (50MHz-480MHz)	eUSB2 Spec Section 7.1.1, An ideal $80\Omega$ Rx differential termination and center tap cap of 15pF, with maximum DC common mode range	-30		30	mV				
V <sub>EHSOD</sub>	Transmit differential (terminated)	Measured p2p, R <sub>L</sub> = 80 $\Omega$ , ideal 80 $\Omega$ Rx differential termination load		400		mV				
V <sub>E_TX_CM</sub>	Transmit DC common mode	eUSB2 Spec Section 7.1.1	170		230	mV				



# 7.6 Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT		
DPA, DN	A, DPB, DNB, FS Driver Switching Cha	racteristics					
T <sub>FR</sub>	Rise Time (10% - 90%)	USB 2.0 Spec Figure 7-8; Figure 7-9	4	20	ns		
T <sub>FF</sub>	Fall Time (10% - 90%)	USB 2.0 Spec Figure 7-8; Figure 7-9	4	20	ns		
T <sub>FRFM</sub>	(T <sub>FR</sub> /T <sub>FM</sub> )	USB 2.0 Spec 7.1.2, Excluding the first transition from the Idle state	90	111.1	%		
DPA, DN	DPA, DNA, DPB , DNB, LS Driver Switching Characteristics						
T <sub>LR</sub>	Rise Time (10% - 90%)	USB 2.0 Spec Figure 7-8	75	300	ns		
T <sub>LF</sub>	Fall Time (10% - 90%)	USB 2.0 Spec Figure 7-8	75	300	ns		
eDP0, eD	DN0, eDP1, eDN1, HS Driver Switching	Characteristics					
T <sub>EHSRF</sub> _	Transmit rise/fall mismatch	eUSB2 Spec Section 7.2.1, Rise/fall mismatch = absolute delta of (rise – fall time) / (average of rise and fall time).		25	%		
eDP0, eD	N0, eDP1, eDN1, LS/FS Driver Switchi	ng Characteristics					
T <sub>ERF</sub>	Rise/Fall Time (10% - 90%)	eUSB2 Spec Section 7.2.1	2	6	ns		
T <sub>ERF_MM</sub>	Transmit rise/fall mismatch	eUSB2 Spec Section 7.2.1		25	%		



## 7.7 Timing Requirements

		MIN	NOM	MAX	UNIT
RESET TIM	IING				
t_VDD1V8_R AMP	Ramp time for VDD1V8 to reach minimum 1.62V			2	ms
t_VDD3V3_R AMP	Ramp time for VDD3V3 to reach minimum 3.0V			2	ms
t_su_CROSS	Setup time for CROSS sampled at the de-assertion of RESETB	0			ms
t_hd_CROSS	Hold time for CROSS sampled at the de-assertion of RESETB	3			ms
t_aRESETB	duration for RESETB to be asserted low to complete reset while powered	10			us
t_RH_READY	Time for eUSB2 interface to be ready after RESETB is de-asserted or (VDD1V8 and VDD3V3) reach minimum recommended voltages, whichever is later			3	ms

#### 8 Parametric Measurement Information




Figure 1. USB 2.0 TX Output (Egress) Jitter, Eye Mask Test Setup




Figure 2. eUSB2 TX Output (Ingress) Jitter, Eye Mask Test Setup




### 9 Detailed Description

#### 9.1 Overview

The TUSB2E22 is a dual eUSB2 to USB 2.0 repeater that resides between SoC with one or two eUSB2 port and an external connector that supports USB 2.0. Each repeater is independently configurable as either a host or device repeater (DRD repeater).

The USB 2.0 ports A and B can be swapped by an internal crossbar switch by configuring CROSS pin at reset. CROSS pin is ignored after power up reset.

## 9.2 Functional Block Diagram





#### 9.3 Feature Description

#### 9.3.1 USB 2.0

TUSB2E22 supports two USB 2.0 ports. Each port supports Low Speed, Full Speed and High Speed operations.

#### 9.3.2 eUSB2

TUSB2E22 supports ttwo eUSB2 ports with 1.2V single ended signaling. Each port support Low Speed, Full Speed and High Speed operations.

#### 9.3.3 Cross MUX

TUSB2E22 supports a cross mux functionality that can map either of the two eUSB2 ports to the two USB 2.0 ports providing design flexibility.

#### 9.4 Device Functional Modes

#### 9.4.1 Repeater Mode

Upon de-assertion of RESETB and after  $t_{\tt RH\_READY}$ , TUSB2E22 will enable and enter default state and be ready to accept eUSB2 packets.

Table 1. Number of Hubs Supported with Host and/or Peripheral Repeater

Number of eUSB2 Repeaters	Number of Hubs Operating at HS	Number of Hubs Operating at FS	
1	4	2	Number of hubs operating at FS is reduced due to
2	3	1	T <sub>e_to_U_DJ1</sub> and T <sub>RJR1</sub> .  Number of hubs operating at HS is reduced due to SOP truncation and EOP dribble
0	5	5	non-eUSB2 system for reference

#### 9.4.2 Power Down Mode

RESETB could be used as a power down pin when asserted low. Power down mode will put TUSB2E22 in lowest power mode.

#### 9.4.3 CROSS

CROSS pin will control the orientation of the integrated cross bar mux.

Upon de-assertion of RESETB followed by internally generated reset signal and 1ms delay, CROSS pin is sampled and latched.

The system needs to make sure that CROSS meets  $t_{su\_CROSS}$  and  $t_{hd\_CROSS}$  with respect to power supply ramp and RESETB de-assertion per Power Supply Recommendations.

Changes to the state of the CROSS input while RESETB is high will be ignored

Table 2. eUSB2 to USB Mapping

	CROSS = 0	CROSS = 1
eUSB0 (eDP0, eDN0)	USBA (DPA, DNA)	USBB (DPB, DNB)
eUSB1 (eDP1, eDN1)	USBB (DPB, DNB)	USBA (DPA, DNA)



# 10 Applications and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

TUSB2E22 can be used in either HOST or Peripheral implementation. The mode is configured by the eUSB2 SoC.

#### 10.2 Typical Dual Port System Implementation




Figure 3. Typical Dual Port System Implementation

#### 10.3 Design Requirements

TUSB2E22 supports the 1.2V option of the eUSB2 specification. eUSB2 SoC must be compliant to the 1.2V option of the eUSB2 specification.



#### 10.4 Detailed Design Procedure

TUSB2E22 has four loss compensation settings for high speed operation and proper setting should be selected to match the system loss profile to optimize jitter performance. USB 2.0 high speed eye diagram measurements could be used as a guide to confirm the loss compensation is optimum for a given system.

#### 10.5 Application Curve




Figure 4. Typical USB 2.0 High Speed Eye Diagram

## 11 Power Supply Recommendations

#### 11.1 Power Up Reset

RESETB pin is active low reset pin and can also be used as a power down pin.

TUSB2E22 does not have power supply sequence requirements between VDD3V3 and VDD1V8.

Maximum VDD3V3 and VDD1V8 ramp time to reach minimum supply voltages should be 2ms.

Internal power on reset circuit along with the external RESETB input pin ensures proper initialization when RESETB is de-asserted high prior to the power rails being valid. If RESETB de-assert high before the power supplies are stable, internal power on reset circuit will hold off internal reset until the supplies are stable.

Upon de-assertion of RESETB followed by internally generated reset signal and 1ms delay, CROSS pin is sampled and latched.

Upon de-assertion of RESETB and after t\_RH\_READY, TUSB2E22 will enable and enter default state and be ready to accept eUSB2 packets. Each repeater will either be in host repeater mode or device repeater mode depending on the receipt of either host mode enable or peripheral mode enable.



### 12 Layout

#### 12.1 Layout Guidelines

- 1. Place supply bypass capacitors as close to VDD1V8 and VDD3V3 pins as possible and avoid placing the bypass caps near the eDP/eDN and DP/DN traces.
- 2. Route the high-speed USB signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.
- 3. When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.
- 4. Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.
- 5. Avoid stubs on the high-speed USB signals due to signal reflections. If a stub is unavoidable, then the stub must be less than 200 mil
- 6. Route all high-speed USB signal traces over continuous GND planes, with no interruptions.
- 7. Avoid crossing over anti-etch, commonly found with plane splits.
- 8. Due to high frequencies associated with the USB, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in . Figure 5




Figure 5. Four-Layer Board Stack-Up



# 12.2 Example Layout For Application With No Cross MUX Function.




Figure 6. Example Layout of Application With No Cross MUX Function



# 13 Device and Documentation Support

#### 13.1 Related Links

For related documentation see the following:

- USB 2.0 Board Design and Layout Guidelines
- High-Speed Layout Guidelines Application Report
- High-Speed Interface Layout Guidelines

#### 13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 13.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.4 Trademarks

E2E is a trademark of Texas Instruments.

#### 13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### 14.1 Package Option Addendum

#### 14.1.1 Packaging Information

**Package Package** Package Lead/Ball Status (1) Device Marking (5)(6) Orderable Device Pins Eco Plan (2) MSL Peak Temp (4) Op Temp (°C) Finish (3) Type Drawing Qty TUSB2E22YCGR **PREVIEW DSBGA** YCG 25 SAC396 MSL1, 250°C -20°C - 85°C 2E 3000 Green

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE\_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


- (3) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (4) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




#### 14.1.2 Tape and Reel Information



# TAPE DIMENSIONS KO P1 BO W Cavity

ΔΩ	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers
	·

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB2E22	DSBGA	YCG	25	3000	180	8.4	2.17	2.17	0.6	4	8	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB2E22	DSBGA	YCG	25	3000	182	182	20




YCG0025



## **PACKAGE OUTLINE**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.






#### **EXAMPLE BOARD LAYOUT**

## YCG0025

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).






#### **EXAMPLE STENCIL DESIGN**

# YCG0025

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



www.ti.com 26-Aug-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TUSB2E22YCGR	ACTIVE	DSBGA	YCG	25	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-20 to 85	T2E2	Samples
TUSB2E22YCGT	ACTIVE	DSBGA	YCG	25	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-20 to 85	T2E2	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 26-Aug-2021

#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated