

TPS51604-Q1 汽车应用中用于高频 CPU 内核功率的同步降压 场效应晶体管 (FET) 驱动器

1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 的下列结果：
 - 器件温度等级 1: -40°C 至 125°C
 - 器件人体模型静电放电 (ESD) 分类等级 H2
 - 器件的充电器件模型 ESD 分类等级 C3B
- 针对已优化连续传导模式 (CCM) 的精简死区时间驱动电路
- 针对已优化断续传导模式 (DCM) 效率的自动零交叉检测
- 针对已优化轻负载效率的多个低功耗模式
- 为了实现高效运行的经优化信号路径延迟
- 针对超级本 (Ultrabook) FET 的集成 BST 开关驱动强度
- 针对 5V FET 驱动而进行了优化
- 转换输入电压范围 (V_{IN}): 4.5V 至 28V
- 2mm x 2mm 8 引脚晶圆级小外形无引线 (WSON) Power-Pad 封装

2 应用

- 汽车后座娱乐 (RSE) 平板电脑采用高频 CPU，配合以下电源输入使用：
 - 适配器
 - 电池
 - NVDC
 - 5V 至 12V 电源轨

3 说明

TPS51604-Q1 驱动器针对高频 CPU V_{CORE} 应用进行了优化。具有精简死区时间驱动和自动零交叉等高级特性，可用于在整个负载范围内优化效率。

\overline{SKIP} 引脚提供立即 CCM 操作以支持输出电压的受控管理。此外，TPS51604-Q1 还支持两种低功耗模式。借助于三态 PWM 输入，静态电流可减少至 130 μ A，并支持立即响应。当 \overline{SKIP} 保持在三态时，电流可减少至 8 μ A（恢复切换通常需要 20 μ s）。此驱动器与适当的德州仪器 (TI) 控制器配对使用，能够成为出色的高性能电源系统。


TPS51604-Q1 器件采用节省空间的耐热增强型 8 引脚 2mm x 2mm WSON 封装，工作温度范围为 -40°C 至 125°C。

器件信息⁽¹⁾

部件号	封装	封装尺寸 (标称值)
TPS51604-Q1	WSON (8)	2.00mm x 2.00mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

简化电路原理图




目录

1	特性	1	6.7	Typical Power Block MOSFET Characteristics.....	9
2	应用	1	7	Detailed Description	10
3	说明	1	7.1	Overview	10
4	修订历史记录	2	7.2	Functional Block Diagram	10
5	Pin Configuration and Functions	3	7.3	Feature Description	10
6	Specifications	4	8	Layout	14
6.1	Absolute Maximum Ratings	4	8.1	Layout Guidelines	14
6.2	Handling Ratings.....	4	9	器件和文档支持	15
6.3	Recommended Operating Conditions.....	4	9.1	商标	15
6.4	Thermal Information	4	9.2	静电放电警告.....	15
6.5	Electrical Characteristics.....	5	9.3	术语表	15
6.6	Typical Characteristics.....	7	10	机械封装和可订购信息	15

4 修订历史记录

Changes from Original (January 2014) to Revision A	Page
• 已添加处理额定值表、特性描述部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分	1
• Updated device name in <i>Thermal Information</i>	4
• Corrected temperature range for <i>Electrical Characteristics</i> specifications from 105°C to 125°C	5
• Corrected temperature range for <i>Electrical Characteristics</i> specifications from 105°C to 125°C	6

5 Pin Configuration and Functions



Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION
NAME	NO.		
BST	1	I	High-side N-channel FET bootstrap voltage input; power supply for high-side driver
DRVH	8	O	High-side N-channel gate drive output
DRVL	5	O	Synchronous low-side N-channel gate drive output
GND	6	—	Synchronous low-side N-channel gate drive return and IC reference
PWM	2	I	PWM input. A tri-state voltage on this pin turns OFF both the high-side (DRVH) and low-side drivers (DRVL)
$\overline{\text{SKIP}}$	3	I	When $\overline{\text{SKIP}}$ is LO, the zero crossing comparator is active; the power chain enters discontinuous conduction mode when the inductor current reaches zero. When $\overline{\text{SKIP}}$ is HI, the zero crossing comparator is disabled, and the driver outputs follow the PWM input. A tri-state voltage on $\overline{\text{SKIP}}$ puts the driver into a very-low power state.
SW	7	I/O	High-side N-channel gate drive return. Also, zero-crossing sense input
Thermal Pad		—	Tie to system GND plane with multiple vias
VDD	4	I	5-V power supply input; decouple to GND with a ceramic capacitor with a value of 1 μF or greater

(1) I = Input, O = Output

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾ (2)

over operating free-air temperature (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	VDD	-0.3	6	V
	PWM, $\overline{\text{SKIP}}$	-0.3	6	
Output voltage	BST	-0.3	35	V
	BST (transient <20 ns)	-0.3	38	
	BST to SW; DRVH to SW	-0.3	6	
	SW	-2	30	
	DRVH, SW (transient <20 ns)	-5	38	
	DRVL	-0.3	6	
Ground pins	GND to PAD	-0.3	0.3	V
Operating junction temperature, T_J		-40	125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the network ground terminal unless otherwise noted.

6.2 Handling Ratings

			MIN	MAX	UNIT
T_{stg}	Storage temperature range		-55	150	°C
$V_{\text{(ESD)}}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	-2	2	kV
		Charged device model (CDM), per AEC Q100-011	-750	750	V

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
Input voltage	VDD	4.5	5	5.5	V
	PWM, $\overline{\text{SKIP}}$	-0.1		5.5	
Output voltage	BST	-0.1		34	V
	BST to SW; DRVH to SW	-0.1		5.5	
	SW	-1		28	
	DRVL	-0.1		5.5	
Ground pins	GND to PAD	-0.1		0.1	V
Operating junction temperature, T_J		-40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS51604-Q1	UNIT
		WSON (DSG) (8 PINS)	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	63.1	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	74.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	34.3	
ψ_{JT}	Junction-to-top characterization parameter	2.0	
ψ_{JB}	Junction-to-board characterization parameter	34.9	
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	11.7	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

These specifications apply for $T_J = -40^{\circ}\text{C}$ to 125°C and $V_{DD} = 5\text{ V}$ unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDD INPUT SUPPLY						
I_{CC}	Supply current (operating)	$V_{SKIP} = V_{VDD}$ or $V_{SKIP} = 0\text{ V}$, PWM = High		160	600	μA
		$V_{SKIP} = V_{VDD}$ or $V_{SKIP} = 0\text{ V}$, PWM = Low		250		
		$V_{SKIP} = V_{VDD}$ or $V_{SKIP} = 0\text{ V}$, PWM = Float		130		
		$V_{SKIP} = \text{Float}$		8		
VDD UNDERVOLTAGE LOCKOUT (UVLO)						
V_{UVLO}	UVLO threshold	Rising threshold			4.15	V
		Falling threshold	3.7			
V_{UVHYS}	UVLO hysteresis			0.2		V
PWM AND SKIP I/O SPECIFICATIONS						
R_I	Input impedance	Pullup to VDD		1.7		$\text{M}\Omega$
		Pulldown (to GND)		800		$\text{k}\Omega$
V_{IL}	Low-level input voltage				0.6	V
V_{IH}	High-level input voltage		2.65			
V_{IHH}	Hysteresis			0.2		
V_{TS}	Tri-state voltage		1.3		2.0	
$t_{THOLD(off1)}$	Tri-state activation time (falling) PWM			60		ns
$t_{THOLD(off2)}$	Tri-state activation time (rising) PWM			60		
t_{TSKF}	Tri-state activation time (falling) SKIP			1		μs
t_{TSKR}	Tri-state activation time (rising) SKIP			1		
$t_{3RD(PWM)}$	Tri-state exit time PWM				100	ns
$t_{3RD(SKIP)}$	Tri-state exit time SKIP				50	μs
HIGH-SIDE GATE DRIVER (DRVH)						
$t_{R(DRVH)}$	Rise time	DRVH rising, $C_{DRVH} = 3.3\text{ nF}$; 20% to 80%		30		ns
$t_{RPD(DRVH)}$	Rise time propagation delay	$C_{DRVH} = 3.3\text{ nF}$		40		ns
R_{SRC}	Source resistance	Source resistance, $(V_{BST} - V_{SW}) = 5\text{ V}$, high state, $(V_{BST} - V_{DRVH}) = 0.1\text{ V}$		4	8	Ω
$t_{F(DRVH)}$	Fall time	DRVH falling, $C_{DRVH} = 3.3\text{ nF}$		8		ns
$t_{FPD(DRVH)}$	Fall-time propagation delay	$C_{DRVH} = 3.3\text{ nF}$		25		ns
R_{SNK}	Sink resistance	Sink resistance, $(V_{BST} - V_{SW})$ forced to 5 V, low state $(V_{DRVH} - V_{SW}) = 0.1\text{ V}$		0.5	1.6	Ω
R_{DRVH}	DRVH to SW resistance ⁽¹⁾			100		$\text{k}\Omega$
LOW-SIDE GATE DRIVER (DRVL)						
$t_{R(DRVL)}$	Rise time	DRVL rising, $C_{DRVL} = 3.3\text{ nF}$; 20% to 80%		15		ns
$t_{RPD(DRVL)}$	Rise time propagation delay	$C_{DRVL} = 3.3\text{ nF}$		35		ns
R_{SRC}	Source resistance	Source resistance, $(V_{VDD} - \text{GND}) = 5\text{ V}$, high state, $(V_{VDD} - V_{DRVL}) = 0.1\text{ V}$		1.5	3	Ω
$t_{F(DRVL)}$	Fall time	DRVL falling, $C_{DRVL} = 3.3\text{ nF}$		10		ns
$t_{FPD(DRVL)}$	Fall-time propagation delay	$C_{DRVL} = 3.3\text{ nF}$		15		ns
R_{SNK}	Sink resistance	Sink resistance, $(V_{VDD} - \text{GND}) = 5\text{ V}$, low state, $(V_{DRVL} - \text{GND}) = 0.1\text{ V}$		0.4	1.6	Ω
R_{DRVL}	DRVL to GND resistance ⁽¹⁾			100		$\text{k}\Omega$

(1) Specified by design. Not production tested.

Electrical Characteristics (接下页)

 These specifications apply for $T_J = -40^{\circ}\text{C}$ to 125°C and $V_{DD} = 5\text{ V}$ unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
GATE DRIVER DEAD-TIME						
$t_{R(DT)}$	Rising edge		0	20	35	ns
$t_{F(DT)}$	Falling edge		0	10	25	ns
ZERO CROSSING COMPARATOR						
V_{ZX}	Zero crossing offset	SW voltage rising	-2.25	0	2.00	mV
BOOTSTRAP SWITCH						
V_{FBST}	Forward voltage	$I_F = 10\text{ mA}$		120	240	mV
I_{RLEAK}	Reverse leakage	$(V_{BST} - V_{VDD}) = 25\text{ V}$			2	μA
$R_{DS(on)}$	On-resistance			12	24	Ω

6.6 Typical Characteristics




图 1. PWM High to DRVL Low




图 2. PWM Low to DRVH Low




图 3. DRVL Low to DRVH High




图 4. DRVH Low to DRVL High




图 5. PWM Low to Tri-State




图 6. PWM Tri-State to Low

Typical Characteristics (接下页)




图 7. SKIP Mode Entry




图 8. SKIP Mode Exit




图 9. Very-Low-Power Mode Entry




图 10. Very-Low-Power Mode Exit




图 11. SW Node-Ringing at $V_{IN} = 8\text{ V}$





图 12. SW Node-Ringing at $V_{IN} = 20\text{ V}$

6.7 Typical Power Block MOSFET Characteristics

Power block MOSFET: CSD87330 (SLPS284), Inductor: 0.22 μ F, 1.1-m Ω DCR




7 Detailed Description

7.1 Overview

The TPS51604-Q1 device is a synchronous-buck MOSFET driver designed to drive both high-side and low-side MOSFETs. It allows high-frequency operation with current driving capability matched to the application. The integrated boost switch is internal. The TPS51604-Q1 device employs dead-time reduction control and shoot-through protection, which helps avoid simultaneous conduction of high-side and low-side MOSFETs. Also, the drivers improve light-load efficiency with integrated DCM-mode operation using adaptive crossing detection. Typical applications yield a steady-state duty cycle of 60% or less. For high steady-state duty cycle applications, including a small external Schottky diode may help to ensure sufficient charging of the bootstrap capacitor.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 UVLO Protection

The UVLO comparator evaluates the V_DD voltage level. As V_DD rises, both DRVH and DRVL hold actively low at all times until V_DD reaches the higher UVLO threshold (V_{UVLO_H}). Then, the driver becomes operational and responds to PWM and $\overline{\text{SKIP}}$ commands. If V_DD falls below the lower UVLO threshold (V_{UVLO_L} = V_{UVLO_H} – Hysteresis), the device disables the driver and drives the outputs of DRVH and DRVL actively low. [Figure 15](#) shows this function.

CAUTION

Do not start the driver in the very low power mode ($\overline{\text{SKIP}}$ = Tri-state).

Feature Description (接下页)




图 15. UVLO Operation

7.3.2 PWM Pin

The PWM pin incorporates an input tri-state function. The device forces the gate driver outputs to low when PWM is driven into the tri-state window and the driver enters a low power state with zero exit latency. The pin incorporates a weak pullup to maintain the voltage within the tri-state window during low-power modes. Operation into and out of tri-state mode follows the timing diagram outlined in 图 16.

When VDD reaches the UVLO_H level, a tri-state voltage range (window) is set for the PWM input voltage. The window is defined as the PWM voltage range between PWM logic high (V_{IH}) and logic low (V_{IL}) thresholds. The device sets high-level input voltage and low-level input voltage threshold levels to accommodate both 3.3-V (typical) and 5-V (typical) PWM drive signals.

When the PWM exits tri-state, the driver enters CCM for a period of 4 μ s, regardless of the state of the $\overline{\text{SKIP}}$ pin. Typical operation requires this time period in order for the auto-zero comparator to resume.




图 16. PWM Tri-State Timing Diagram

Feature Description (接下页)

7.3.3 $\overline{\text{SKIP}}$ Pin

The $\overline{\text{SKIP}}$ pin incorporates the input tri-state buffer as PWM. The function is somewhat different. When $\overline{\text{SKIP}}$ is low, the zero crossing (ZX) detection comparator is enabled, and DCM mode operation occurs if the load current is less than the critical current. When $\overline{\text{SKIP}}$ is high, the ZX comparator disables, and the converter enters FCCM mode. When both $\overline{\text{SKIP}}$ and PWM are tri-stated, typical operation forces the gate driver outputs low and the driver enters a very-low-power state. In the low-power state, the UVLO comparator remains off to reduce quiescent current. When either $\overline{\text{SKIP}}$ is pulled low, the driver wakes up and is able to accept PWM pulses in less than 50 μs .

表 1 shows the logic functions of UVLO, PWM, $\overline{\text{SKIP}}$, DRVH, and DRVL.

表 1. Logic Functions of the TPS51604-Q1

UVLO	PWM	$\overline{\text{SKIP}}$	DRVL	DRVH	MODE
Active	—	—	Low	Low	Disabled
Inactive	Low	Low	High ⁽¹⁾	Low	DCM ⁽¹⁾
Inactive	Low	High	High	Low	FCCM
Inactive	High	H or L	Low	High	
Inactive	Tri-state	H or L	Low	Low	Low power
Inactive	—	Tri-state	Low	Low	Very-low power

(1) Until zero crossing protection occurs.

7.3.3.1 Zero Crossing (ZX) Operation

The zero crossing comparator is adaptive for improved accuracy. As the output current decreases from a heavy load condition, the inductor current also reduces and eventually arrives at a *valley*, where it touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. The SW pin detects the zero-current condition. When this zero inductor current condition occurs, the ZX comparator turns off the rectifying MOSFET.

7.3.4 Adaptive Dead-Time Control and Shoot-Through Protection

The driver utilizes an anti-shoot-through and adaptive dead-time control to minimize low-side body diode conduction time and maintain high efficiency. When the PWM input voltage becomes high, the low-side MOSFET gate voltage begins to fall after a propagation delay. At the same time, DRVL voltage is sensed, and high-side driving voltage starts to increase after DRVL voltage is lower than a proper threshold.




图 17. Rise and Fall Timing and Propagation Delay Definitions

Typical operation manages to near zero the dead-time between the low-side gate turn-off to high-side gate voltage turn-on, and high-side gate turn-off to low-side gate turn-on, in order to avoid simultaneous conduction of both MOSFETs, as well as to reduce body diode conduction and recovery losses. This operation also reduces ringing on the leading edge of the SW waveform.




图 18. Dead-Time Definitions

7.3.5 Integrated Boost-Switch

To maintain a BST-SW voltage close to VDD (to get lower conduction losses on the high-side FET), the conventional diode between the VDD pin and BST pin is replaced by a FET, which is gated by the DRVL signal.

8 Layout

8.1 Layout Guidelines

To improve the switching characteristics and design efficiency, these layout rules must be considered:

- Locate the driver as close as possible to the MOSFETs.
- Locate the VDD and bootstrap capacitors as close as possible to the driver.
- Pay special attention to the GND trace. Use the thermal pad of the package as the GND by connecting it to the GND pin. The GND trace or pad from the driver goes directly to the source of the MOSFET, but should not include the high current path of the main current flowing through the drain and source of the MOSFET.
- Use a similar rule for the switch-node as for the GND.
- Use wide traces for DRVH and DRVL closely following the related SW and GND traces. A width of between 80 and 100 mils is preferable where possible.
- Place the bypass capacitors as close as possible to the driver.
- Avoid PWM and enable traces going close to the SW and pad where high dV/dT voltage can induce significant noise into the relatively high-impedance leads.

A poor layout can decrease the reliability of the entire system.

9 器件和文档支持

9.1 商标

All trademarks are the property of their respective owners.

9.2 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

9.3 术语表

[SLYZ022](#) — *TI* 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

10 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS51604QDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	604Q	Samples
TPS51604QDSGTQ1	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	604Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51604QDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS51604QDSGTQ1	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51604QDSGRQ1	WSON	DSG	8	3000	210.0	185.0	35.0
TPS51604QDSGTQ1	WSON	DSG	8	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW

DSG 8

WSON - 0.8 mm max height

2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224783/A



DSG0008A




PACKAGE OUTLINE

WSON - 0.8 mm max height


PLASTIC SMALL OUTLINE - NO LEAD



ALTERNATIVE TERMINAL SHAPE
TYPICAL



SIDE WALL METAL THICKNESS DIM A	
OPTION 1	OPTION 2
0.1	0.2



4218900/E 08/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218900/E 08/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
 87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 SCALE:25X

4218900/E 08/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司