

混合信号微控制器

特性

- 低电源电压范围: **1.8 V to 3.6 V**
- 超低功耗
 - 运行模式: **220 μ A** (在 **1MHz** 频率和 **2.2V** 电压条件下)
 - 待机模式: **0.5 μ A**
 - 关断模式 (RAM 保持): **0.1 μ A**
- **5** 种节能模式
- 可在不到 **1 μ s** 的时间里超快速地从待机模式唤醒
- **16** 位 **RISC** 架构、**62.5ns** 指令周期
- 基本时钟模块配置:
 - 高达 **16 MHz** 的内部频率并具有 **4** 种浮动范围在 $\pm 1\%$ 之内的校准频率。
 - 内部超低功耗低频振荡器
 - **32-kHz** 晶体 ⁽¹⁾
 - 外部数字时钟信号源
- 具有两个捕捉/比较寄存器的 **16** 位时钟 **_A**
- **16** 位三角积分 (**Sigma-Delta**) **A/D** 转换器具有差动 **PGA** 输入和内反射 ⁽²⁾
- 支持 **SPI** 和 **I2C** 的通用串行接口 (**USI**)

(1) 晶体振荡器不能在温度超过 **105°C** 的环境中工作。

(2) ADC 最高工作温度 **105°C**。

- 欠压检测器
- 串行板上编程时, 无需外部编程电压, 由安全熔丝 (**Security Fuse**) 对可编程代码进行保护
- 具有 **Spy-Bi-Wire** 接口的片上仿真逻辑电路
- **2KB + 256B** 闪存; **128B RAM**
- 采用 **16** 引脚 **QFN** 封装
- 如需了解完整的模块说明, 请查阅 **MSP430x2xx** 系列用户指南 (**SLAU144**)

支持国防、航天和医疗应用

- 受控基线
- 一个组装/测试场所
- 一个制造场所
- 可在更广的温度范围内 (**-40°C/125°C**) 工作 ⁽³⁾
- 产品生命周期有所延长
- 拓展的产品改变通知
- 产品可追溯性

(3) 可提供定制温度范围的器件

说明

德州仪器 (TI) **MSP430** 系列超低功耗微控制器包含多种器件, 它们具有面向多种应用的不同外设集。这种架构与 **5** 种低功耗模式相组合, 专为在便携式测量应用中延长电池的使用寿命而优化。该器件具有一个强大的 **16** 位 **RISC CPU**、**16** 位寄存器和有助于获得最大编码效率的常数发生器。数字控制振荡器 (**DCO**) 可在不到 **1 μ s** 的时间里完成从低功耗模式至运行模式的唤醒。

MSP430F2013 是一个具有内置 **16** 位时钟和 **10** 个 I/O 针脚的超低功率混合信号微控制器。除此之外, **MSP430F2013** 有一个使用同步协议 (**SPI** 或 **I2C**) 的内置通信组件和一个 **16** 位的三角积分 (**Sigma-Delta**) **A/D** 转换器。

典型应用包括传感器系统, 此类系统负责捕获模拟信号、将之转换为数字值、随后对数据进行处理以进行显示或传送到主机系统。独立射频 (**RF**) 传感器前端属于另外的应用领域。

Table 1. ORDERING INFORMATION⁽¹⁾

T_A	PACKAGE⁽²⁾	ORDERABLE PART NUMBER
-40°C to 125°C	QFN (RSA)	MSP430F2013QRSATEP

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.


(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Device Pinout

See port schematics section for detailed I/O information.



Functional Block Diagram



NOTE: See port schematics section for detailed I/O information.

Table 2. Terminal Functions

TERMINAL			DESCRIPTION
NAME	NO.	I/O	
P1.0/TACLK/ACLK/A0+	1	I/O	General-purpose digital I/O pin Timer_A, clock signal TACLK input ACLK signal output SD16_A positive analog input A0
P1.1/TA0/A0-/A4+	2	I/O	General-purpose digital I/O pin Timer_A, capture: CCI0A input, compare: Out0 output SD16_A negative analog input A0 SD16_A positive analog input A4
P1.2/TA1/A1+/A4-	3	I/O	General-purpose digital I/O pin Timer_A, capture: CCI1A input, compare: Out1 output SD16_A positive analog input A1 SD16_A negative analog input A4
P1.3/VREF/A1-	4	I/O	General-purpose digital I/O pin Input for an external reference voltage/internal reference voltage output (can be used as mid-voltage) SD16_A negative analog input A1
P1.4/SMCLK/A2+/TCK	5	I/O	General-purpose digital I/O pin SMCLK signal output SD16_A positive analog input A2 JTAG test clock, input terminal for device programming and test
P1.5/TA0/A2-/SCLK/TMS	6	I/O	General-purpose digital I/O pin Timer_A, compare: Out0 output SD16_A negative analog input A2 USI: external clock input in SPI or I2C mode; clock output in SPI mode JTAG test mode select, input terminal for device programming and test
P1.6/TA1/A3+/SDO/SCL/ TDI/TCLK	7	I/O	General-purpose digital I/O pin Timer_A, capture: CCI1B input, compare: Out1 output SD16_A positive analog input A3 USI: Data output in SPI mode; I2C clock in I2C mode JTAG test data input or test clock input during programming and test
P1.7/A3-/SDI/SDA/ TDO/TDI ⁽¹⁾	8	I/O	General-purpose digital I/O pin SD16_A negative analog input A3 USI: Data input in SPI mode; I2C data in I2C mode JTAG test data output terminal or test data input during programming and test
XIN/P2.6/TA1	12	I/O	Input terminal of crystal oscillator General-purpose digital I/O pin Timer_A, compare: Out1 output
XOUT/P2.7	11	I/O	Output terminal of crystal oscillator General-purpose digital I/O pin ⁽²⁾
$\overline{\text{RST}}$ /NMI/SBWDIO	9	I	Reset or nonmaskable interrupt input Spy-Bi-Wire test data input/output during programming and test
TEST/SBWTCK	10	I	Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST. Spy-Bi-Wire test clock input during programming and test
DV _{CC}	16		Digital supply voltage
AV _{CC}	15		Analog supply voltage
DV _{SS}	14		Digital ground reference
AV _{SS}	13		Analog ground reference
QFN Pad	Pad	NA	QFN package pad. Connection to VSS is recommended.

(1) TDO or TDI is selected via JTAG instruction.

(2) If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.

SHORT-FORM DESCRIPTION

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. [Table 3](#) shows examples of the three types of instruction formats; [Table 4](#) shows the address modes.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

Table 3. Instruction Word Formats

INSTRUCTION FORMAT	EXAMPLE	OPERATION
Dual operands, source-destination	ADD R4,R5	R4 + R5 ---> R5
Single operands, destination only	CALL R8	PC -->(TOS), R8--> PC
Relative jump, un/conditional	JNE	Jump-on-equal bit = 0

Table 4. Address Mode Descriptions

ADDRESS MODE	S ⁽¹⁾	D ⁽¹⁾	SYNTAX	EXAMPLE	OPERATION
Register	✓	✓	MOV Rs,Rd	MOV R10,R11	R10 --> R11
Indexed	✓	✓	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)--> M(6+R6)
Symbolic (PC relative)	✓	✓	MOV EDE,TONI		M(EDE) --> M(TONI)
Absolute	✓	✓	MOV &MEM,&TCDAT		M(MEM) --> M(TCDAT)
Indirect	✓		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10) --> M(Tab+R6)
Indirect autoincrement	✓		MOV @Rn+,Rm	MOV @R10+,R11	M(R10) --> R11 R10 + 2--> R10
Immediate	✓		MOV #X,TONI	MOV #45,TONI	#45 --> M(TONI)

(1) S = source, D = destination

Operating Modes

The MSP430 has one active mode and five software-selectable low-power modes of operation. An interrupt event can wake the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active
 - MCLK is disabled
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - ACLK and SMCLK remain active. MCLK is disabled
 - DCO's dc-generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc-generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc-generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc-generator is disabled
 - Crystal oscillator is stopped

Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range of 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, flash is not programmed) the CPU goes into LPM4 immediately after power-up.

Table 5. Interrupt Sources

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up External reset Watchdog Timer+ Flash key violation PC out-of-range ⁽¹⁾	PORIFG RSTIFG WDTIFG KEYV See ⁽²⁾	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾	(non)-maskable, (non)-maskable, (non)-maskable	0FFFCh	30
			0FFFAh	29
			0FFF8h	28
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer_A2	TACCR0 CCIFG ⁽⁴⁾	maskable	0FFF2h	25
Timer_A2	TACCR1 CCIFG.TAIFG ⁽²⁾⁽⁴⁾	maskable	0FFF0h	24
			0FFEEh	23
			0FFECh	22
SD16_A	SD16CCTL0 SD16OVIFG, SD16CCTL0 SD16IFG ⁽²⁾⁽⁴⁾	maskable		
USI	USIIFG, USISTTIFG ⁽²⁾⁽⁴⁾	maskable	0FFE8h	20
I/O Port P2 (two flags)	P2IFG.6 to P2IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE6h	19
I/O Port P1 (eight flags)	P1IFG.0 to P1IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
See ⁽⁵⁾			0FFDEh to 0FFC0h	15 to 0, lowest

(1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

(2) Multiple source flags

(3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

(4) Interrupt flags are located in the module.

(5) The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

Special Function Registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.






Legend	rw:	Bit can be read and written.
	rw-0,1:	Bit can be read and written. It is reset or set by PUC.
	rw-(0,1):	Bit can be read and written. It is reset or set by POR.
		SFR bit is not present in device.

Table 6. Interrupt Enable Register 1 and 2

Address	7	6	5	4	3	2	1	0
00h			ACCVIE	NMIIE			OFIE	WDTIE
			rw-0	rw-0			rw-0	rw-0

WDTIE Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode.
OFIE Oscillator fault interrupt enable
NMIIE (Non)maskable interrupt enable
ACCVIE Flash access violation interrupt enable













Address	7	6	5	4	3	2	1	0
01h								

Table 7. Interrupt Flag Register 1 and 2

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
				rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)

WDTIFG Set on watchdog timer overflow (in watchdog mode) or security key violation. Reset on V_{CC} power-on or a reset condition at the \overline{RST}/NMI pin in reset mode.
OFIFG Flag set on oscillator fault.
PORIFG Power-On Reset interrupt flag. Set on V_{CC} power-up.
RSTIFG External reset interrupt flag. Set on a reset condition at \overline{RST}/NMI pin in reset mode. Reset on V_{CC} power-up.
NMIIFG Set via \overline{RST}/NMI pin

Address	7	6	5	4	3	2	1	0
03h								

Memory Organization

Table 8. Memory Organization

		MSP430F200x	MSP430F201x
Memory Main: interrupt vector Main: code memory	Size Flash Flash	1KB Flash 0FFFFh-0FFC0h 0FFFFh-0FC00h	2KB Flash 0FFFFh-0FFC0h 0FFFFh-0F800h
Information memory	Size Flash	256 Byte 010FFh - 01000h	256 Byte 010FFh - 01000h
RAM	Size	128 Byte 027Fh - 0200h	128 Byte 027Fh - 0200h
Peripherals	16-bit 8-bit 8-bit SFR	01FFh - 0100h 0FFh - 010h 0Fh - 00h	01FFh - 0100h 0FFh - 010h 0Fh - 00h

Flash Memory

The flash memory can be programmed via the Spy-Bi-Wire/JTAG port, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset segment A is protected against programming and erasing. It can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is required.

Peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions. For complete module descriptions, refer to the *MSP430F2xx Family User's Guide*.

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator and an internal digitally-controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 μ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

Table 9. DCO Calibration Data (Provided From Factory in Flash Information Memory Segment A)

DCO FREQUENCY	CALIBRATION REGISTER	SIZE	ADDRESS
1 MHz	CALBC1_1MHZ	byte	010FFh
	CALDCO_1MHZ	byte	010FEh
8 MHz	CALBC1_8MHZ	byte	010FDh
	CALDCO_8MHZ	byte	010FCh
12 MHz	CALBC1_12MHZ	byte	010FBh
	CALDCO_12MHZ	byte	010FAh
16 MHz	CALBC1_16MHZ	byte	010F9h
	CALDCO_16MHZ	byte	010F8h

Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

Digital I/O

There is one 8-bit I/O port implemented—port P1—and two bits of I/O port P2:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and the two bits of port P2.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.

Watchdog Timer (WDT+)

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.

Timer_A2

Timer_A2 is a 16-bit timer/counter with two capture/compare registers. Timer_A2 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A2 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 10. Timer_A2 Signal Connections

INPUT PIN NUMBER		DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	OUTPUT PIN NUMBER	
PW, N	RSA					PW, N	RSA
2 - P1.0	1 - P1.0	TACLK	TACLK	Timer	NA		
		ACLK	ACLK				
		SMCLK	SMCLK				
2 - P1.0	1 - P1.0	TACLK	INCLK				
3 - P1.1	2 - P1.1	TA0	CC10A	CCR0	TA0	3 - P1.1	2 - P1.1
7 - P1.5	6 - P1.5	ACLK (internal)	CC10B			7 - P1.5	6 - P1.5
		V _{SS}	GND				
		V _{CC}	V _{CC}				
4 - P1.2	3 - P1.2	TA1	CC11A	CCR1	TA1	4 - P1.2	3 - P1.2
8 - P1.6	7 - P1.6	TA1	CC11B			8 - P1.6	7 - P1.6
		V _{SS}	GND			13 - P2.6	12 - P2.6
		V _{CC}	V _{CC}				

USI

The universal serial interface (USI) module is used for serial data communication and provides the basic hardware for synchronous communication protocols like SPI and I2C.

SD16_A

The SD16_A module supports 16-bit analog-to-digital conversions. The module implements a 16-bit sigma-delta core and reference generator. In addition to external analog inputs, internal V_{CC} sense and temperature sensors are also available.

Peripheral File Map

Table 11. Peripherals With Word Access

SD16_A	General Control Channel 0 Control Interrupt vector word register Channel 0 conversion memory	SD16CTL SD16CCTL0 SD16IV SD16MEM0	0100h 0102h 0110h 0112h
Timer_A	Capture/compare register Capture/compare register Timer_A register Capture/compare control Capture/compare control Timer_A control Timer_A interrupt vector	TACCR1 TACCR0 TAR TACCTL1 TACCTL0 TACTL TAIV	0174h 0172h 0170h 0164h 0162h 0160h 012Eh
Flash Memory	Flash control 3 Flash control 2 Flash control 1	FCTL3 FCTL2 FCTL1	012Ch 012Ah 0128h
Watchdog Timer+	Watchdog/timer control	WDTCTL	0120h

Table 12. Peripherals With Byte Access

SD16_A	Channel 0 Input Control Analog Enable	SD16INCTL0 SD16AE	0B0h 0B7h
USI	USI control 0 USI control 1 USI clock control USI bit counter USI shift register	USICTL0 USICTL1 USICKCTL USICNT USISR	078h 079h 07Ah 07Bh 07Ch
Basic Clock System+	Basic clock system control 3 Basic clock system control 2 Basic clock system control 1 DCO clock frequency control	BCSCTL3 BCSCTL2 BCSCTL1 DCOCTL	053h 058h 057h 056h
Port P2	Port P2 resistor enable Port P2 selection Port P2 interrupt enable Port P2 interrupt edge select Port P2 interrupt flag Port P2 direction Port P2 output Port P2 input	P2REN P2SEL P2IE P2IES P2IFG P2DIR P2OUT P2IN	02Fh 02Eh 02Dh 02Ch 02Bh 02Ah 029h 028h
Port P1	Port P1 resistor enable Port P1 selection Port P1 interrupt enable Port P1 interrupt edge select Port P1 interrupt flag Port P1 direction Port P1 output Port P1 input	P1REN P1SEL P1IE P1IES P1IFG P1DIR P1OUT P1IN	027h 026h 025h 024h 023h 022h 021h 020h
Special Function	SFR interrupt flag 2 SFR interrupt flag 1 SFR interrupt enable 2 SFR interrupt enable 1	IFG2 IFG1 IE2 IE1	003h 002h 001h 000h

Absolute Maximum Ratings⁽¹⁾

Voltage applied at V_{CC} to V_{SS}		-0.3 V to 4.1 V	
Voltage applied to any pin ⁽²⁾		-0.3 V to $V_{CC} + 0.3$ V	
Diode current at any device terminal		±2 mA	
T_{stg}	Storage temperature ⁽³⁾	Unprogrammed device	-55°C to 150°C
		Programmed device	-40°C to 150°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V_{SS} . The JTAG fuse-blow voltage, V_{FB} , is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

THERMAL INFORMATION


THERMAL METRIC ⁽¹⁾		MSP430F2013-EP	UNITS
		RSA	
		16 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	38.1	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance ⁽³⁾	26	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	7.5	
Ψ_{JT}	Junction-to-top characterization parameter ⁽⁵⁾	0.3	
Ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	5.7	
θ_{JCbott}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	1.9	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, Ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, Ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Recommended Operating Conditions


		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	During program execution	1.8	3.6	V
		During flash program/erase	2.2	3.6	
V_{SS}	Supply voltage		0		V
T_A	Operating free-air temperature	-40		125	°C
f_{SYSTEM}	Processor frequency (maximum MCLK frequency) ⁽¹⁾⁽²⁾	$V_{CC} = 1.8$ V, Duty cycle = 50% ± 10%	dc	6	MHz
		$V_{CC} = 2.7$ V, Duty cycle = 50% ± 10%	dc	12	
		$V_{CC} \geq 3.3$ V, Duty cycle = 50% ± 10%	dc	16	

- (1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
- (2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



Note: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 1. Safe Operating Area



- (1) See data sheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 10 years at 110°C junction temperature (does not include package interconnect life).
- (3) The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.

Figure 2. Operating Life Derating Chart

Electrical Characteristics

Active Mode Supply Current Into V_{CC} Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾⁽²⁾

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
$I_{AM,1MHz}$ Active mode (AM) current (1 MHz)	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1\text{ MHz}$, $f_{ACLK} = 32768\text{ Hz}$, Program executes in flash, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0		2.2 V		220	280	μA
			3 V		310	380	
$I_{AM,1MHz}$ Active mode (AM) current (1 MHz)	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1\text{ MHz}$, $f_{ACLK} = 32768\text{ Hz}$, Program executes in RAM, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0		2.2 V		190		μA
			3 V		265		
$I_{AM,4kHz}$ Active mode (AM) current (4 kHz)	$f_{MCLK} = f_{SMCLK} = f_{ACLK} = 32768\text{ Hz}/8 = 4096\text{ Hz}$, $f_{DCO} = 0\text{ Hz}$, Program executes in flash, SELMx = 11, SELS = 1, DIVMx = DIVSx = DIVAx = 11, CPUOFF = 0, SCG0 = 1, SCG1 = 0, OSCOFF = 0	-40°C to 85°C	2.2 V		1.2	3	μA
			2.2 V			6	
		125°C	3 V		1.6	4	
			3 V			7	
$I_{AM,100kHz}$ Active mode (AM) current (100 kHz)	$f_{MCLK} = f_{SMCLK} = f_{DCO(0,0)} \approx 100\text{ kHz}$, $f_{ACLK} = 0\text{ Hz}$, Program executes in flash, RSELx = 0, DCOx = 0, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 1	-40°C to 85°C	2.2 V		37	50	μA
			2.2 V			65	
		125°C	3 V		40	55	
			3 V			70	

(1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.

(2) External crystal not used. The currents are characterized with a clock derived from alternate external clock source.

Typical Characteristics - Active Mode Supply Current (Into V_{CC})

ACTIVE MODE CURRENT

vs

V_{CC}

($T_A = 25^\circ\text{C}$)




Figure 3.

ACTIVE MODE CURRENT

vs

DCO FREQUENCY




Figure 4.

Low-Power Mode Supply Currents (Into V_{CC}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)^{(1) (2)}

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT	
$I_{LPM0,1MHz}$	Low-power mode 0 (LPM0) current ⁽³⁾ $f_{MCLK} = 0$ MHz, $f_{SMCLK} = f_{DCO} = 1$ MHz, $f_{ACLK} = 32,768$ Hz, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0		2.2 V		65	86	μA	
			3 V		85	108		
$I_{LPM0,100kHz}$	Low-power mode 0 (LPM0) current ⁽³⁾ $f_{MCLK} = 0$ MHz, $f_{SMCLK} = f_{DCO(0, 0)} \approx 100$ kHz, $f_{ACLK} = 0$ Hz, RSELX = 0, DCOx = 0, CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 1		2.2 V		37	52	μA	
			3 V		41	56		
I_{LPM2}	Low-power mode 2 (LPM2) current ⁽⁴⁾ $f_{MCLK} = f_{SMCLK} = 0$ MHz, $f_{DCO} = 1$ MHz, $f_{ACLK} = 32,768$ Hz, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0	-40°C to 85°C	2.2 V		22	29	μA	
		125°C				34		
		-40°C to 85°C	3 V			25		32
		125°C						37
$I_{LPM3,LFXT1}$	Low-power mode 3 (LPM3) current ⁽³⁾ $f_{DCO} = f_{MCLK} = f_{SMCLK} = 0$ MHz, $f_{ACLK} = 32,768$ Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0	-40°C	2.2 V		0.7	1.2	μA	
		25°C				0.7		1
		85°C				1.4		2.3
		125°C				3		6.5
		-40°C	3 V			0.9		1.2
		25°C				0.9		1.2
		85°C				1.6		2.8
		125°C				3		7.6
$I_{LPM3,VLO}$	Low-power mode 3 (LPM3) current ⁽⁴⁾ $f_{DCO} = f_{MCLK} = f_{SMCLK} = 0$ MHz, f_{ACLK} from internal LF oscillator (VLO), CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0	-40°C	2.2 V		0.4	0.7	μA	
		25°C				0.5		0.7
		85°C				1		1.6
		125°C				2		5.5
		-40°C	3 V			0.5		0.9
		25°C				0.6		0.9
		85°C				1.3		1.8
		125°C				2.5		6.5
I_{LPM4}	Low-power mode 4 (LPM4) current ⁽⁵⁾ $f_{DCO} = f_{MCLK} = f_{SMCLK} = 0$ MHz, $f_{ACLK} = 0$ Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	-40°C	2.2 V/3 V		0.1	0.5	μA	
		25°C				0.1		0.5
		85°C				0.8		1.5
		125°C				2		4.4

(1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.

(2) External crystal not used. The currents are characterized with a clock derived from alternate external clock source.

(3) Current for brownout and WDT clocked by SMCLK included.

(4) Current for brownout and WDT clocked by ACLK included.

(5) Current for brownout included.

Schmitt-Trigger Inputs (Ports P1 and P2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage			0.45 V _{CC}		0.75 V _{CC}	V
			2.2 V	1.00	1.65		
			3 V	1.35	2.25		
V _{IT-}	Negative-going input threshold voltage			0.25 V _{CC}		0.55 V _{CC}	V
			2.2 V	0.55	1.20		
			3 V	0.75	1.65		
V _{hys}	Input voltage hysteresis (V _{IT+} - V _{IT-})		2.2 V	0.2		1.0	V
			3 V	0.3		1.0	
R _{Pull}	Pullup/pulldown resistor	For pullup: V _{IN} = V _{SS} , For pulldown: V _{IN} = V _{CC}		20	35	50	kΩ
C _I	Input capacitance	V _{IN} = V _{SS} or V _{CC}			5		pF

Inputs (Ports P1 and P2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
t _(int)	External interrupt timing	Port P1, P2: P1.x to P2.x, External trigger pulse width to set interrupt flag ⁽¹⁾	2.2 V/3 V	25			ns

- (1) An external signal sets the interrupt flag every time the minimum interrupt pulse width t_(int) is met. It may be set even with trigger signals shorter than t_(int).

Leakage Current (Ports P1 and P2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
I _{lkg(Px.y)}	High-impedance leakage current	See ⁽¹⁾ and ⁽²⁾	2.2 V/3 V		±50	nA

- (1) The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.
 (2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

Outputs (Ports P1 and P2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _(OHmax) = -1.5 mA ⁽¹⁾	2.2 V	V _{CC} - 0.25		V _{CC}	V
		I _(OHmax) = -6 mA ⁽²⁾	2.2 V	V _{CC} - 0.6		V _{CC}	
		I _(OHmax) = -1.5 mA ⁽¹⁾	3 V	V _{CC} - 0.25		V _{CC}	
		I _(OHmax) = -6 mA ⁽²⁾	3 V	V _{CC} - 0.6		V _{CC}	
V _{OL}	Low-level output voltage	I _(OLmax) = 1.5 mA ⁽¹⁾	2.2 V	V _{SS}		V _{SS} + 0.25	V
		I _(OLmax) = 6 mA ⁽²⁾	2.2 V	V _{SS}		V _{SS} + 0.6	
		I _(OLmax) = 1.5 mA ⁽¹⁾	3 V	V _{SS}		V _{SS} + 0.25	
		I _(OLmax) = 6 mA ⁽²⁾	3 V	V _{SS}		V _{SS} + 0.6	

- (1) The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±12 mA to hold the maximum voltage drop specified.
- (2) The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

Output Frequency (Ports P1 and P2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{Px,y}	Port output frequency (with load)	P1.4/SMCLK, C _L = 20 pF, R _L = 1 kΩ ⁽¹⁾ (2)	2.2 V			10	MHz
			3 V			12	
f _{Port*CLK}	Clock output frequency	P2.0/ACLK, P1.4/SMCLK, C _L = 20 pF ⁽²⁾	2.2 V			12	MHz
			3 V			16	

- (1) A resistive divider with 2 × 0.5 kΩ between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.
- (2) The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.

Typical Characteristics - Outputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

**LOW-LEVEL OUTPUT CURRENT
vs
LOW-LEVEL OUTPUT VOLTAGE**




Figure 5.

**LOW-LEVEL OUTPUT CURRENT
vs
LOW-LEVEL OUTPUT VOLTAGE**




Figure 6.

**HIGH-LEVEL OUTPUT CURRENT
vs
HIGH-LEVEL OUTPUT VOLTAGE**




Figure 7.

**HIGH-LEVEL OUTPUT CURRENT
vs
HIGH-LEVEL OUTPUT VOLTAGE**




Figure 8.

POR/Brownout Reset (BOR)⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC(start)}	See Figure 9			0.7 × V _(B_IT-)		V
V _(B_IT-)	See Figure 9 through Figure 11				1.71	V
V _{hys(B_IT-)}	See Figure 9		70	155	210	mV
t _{d(BOR)}	See Figure 9 ⁽²⁾				2000	μs
t _(reset)	Pulse length needed at $\overline{\text{RST}}/\text{NMI}$ pin to accepted reset internally ⁽²⁾	2.2 V/3 V	2			μs

- (1) The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level V_(B_IT-) + V_{hys(B_IT-)} is ≤ 1.8 V.
- (2) Minimum and maximum parameters are characterized up to T_A = 105°C unless otherwise noted.




Figure 9. POR/Brownout Reset (BOR) vs Supply Voltage

Typical Characteristics - POR/Brownout Reset (BOR)





Figure 10. $V_{CC(drop)}$ Level With a Square Voltage Drop to Generate a POR/Brownout Signal





Figure 11. $V_{CC(drop)}$ Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO}.
- Modulation control bits MODx select how often f_{DCO(RSEL,DCO+1)} is used within the period of 32 DCOCLK cycles. The frequency f_{DCO(RSEL,DCO)} is used for the remaining cycles. The frequency is an average equal to:

$$f_{\text{average}} = \frac{32 \times f_{\text{DCO(RSEL,DCO)}} \times f_{\text{DCO(RSEL,DCO+1)}}}{\text{MOD} \times f_{\text{DCO(RSEL,DCO)}} + (32 - \text{MOD}) \times f_{\text{DCO(RSEL,DCO+1)}}}$$

DCO Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage	RSELx < 14		1.8		3.6	V
		RSELx = 14		2.2		3.6	
		RSELx = 15		3.0		3.6	
f _{DCO(0,0)}	DCO frequency (0, 0)	RSELx = 0, DCOx = 0, MODx = 0	2.2 V/3 V	0.06		0.14	MHz
f _{DCO(0,3)}	DCO frequency (0, 3)	RSELx = 0, DCOx = 3, MODx = 0	2.2 V/3 V	0.07		0.17	MHz
f _{DCO(1,3)}	DCO frequency (1, 3)	RSELx = 1, DCOx = 3, MODx = 0	2.2 V/3 V	0.10		0.20	MHz
f _{DCO(2,3)}	DCO frequency (2, 3)	RSELx = 2, DCOx = 3, MODx = 0	2.2 V/3 V	0.14		0.28	MHz
f _{DCO(3,3)}	DCO frequency (3, 3)	RSELx = 3, DCOx = 3, MODx = 0	2.2 V/3 V	0.20		0.40	MHz
f _{DCO(4,3)}	DCO frequency (4, 3)	RSELx = 4, DCOx = 3, MODx = 0	2.2 V/3 V	0.28		0.54	MHz
f _{DCO(5,3)}	DCO frequency (5, 3)	RSELx = 5, DCOx = 3, MODx = 0	2.2 V/3 V	0.39		0.77	MHz
f _{DCO(6,3)}	DCO frequency (6, 3)	RSELx = 6, DCOx = 3, MODx = 0	2.2 V/3 V	0.54		1.06	MHz
f _{DCO(7,3)}	DCO frequency (7, 3)	RSELx = 7, DCOx = 3, MODx = 0	2.2 V/3 V	0.80		1.50	MHz
f _{DCO(8,3)}	DCO frequency (8, 3)	RSELx = 8, DCOx = 3, MODx = 0	2.2 V/3 V	1.10		2.10	MHz
f _{DCO(9,3)}	DCO frequency (9, 3)	RSELx = 9, DCOx = 3, MODx = 0	2.2 V/3 V	1.60		3.00	MHz
f _{DCO(10,3)}	DCO frequency (10, 3)	RSELx = 10, DCOx = 3, MODx = 0	2.2 V/3 V	2.50		4.30	MHz
f _{DCO(11,3)}	DCO frequency (11, 3)	RSELx = 11, DCOx = 3, MODx = 0	2.2 V/3 V	3.00		5.50	MHz
f _{DCO(12,3)}	DCO frequency (12, 3)	RSELx = 12, DCOx = 3, MODx = 0	2.2 V/3 V	4.30		7.30	MHz
f _{DCO(13,3)}	DCO frequency (13, 3)	RSELx = 13, DCOx = 3, MODx = 0	2.2 V/3 V	6.00		9.60	MHz
f _{DCO(14,3)}	DCO frequency (14, 3)	RSELx = 14, DCOx = 3, MODx = 0	2.2 V/3 V	8.60		13.9	MHz
f _{DCO(15,3)}	DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3 V	12.0		18.5	MHz
f _{DCO(15,7)}	DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3 V	16.0		26.0	MHz
S _{RSEL}	Frequency step between range RSEL and RSEL+1	S _{RSEL} = f _{DCO(RSEL+1,DCO)} /f _{DCO(RSEL,DCO)}	2.2 V/3 V			1.55	ratio
S _{DCO}	Frequency step between tap DCO and DCO+1	S _{DCO} = f _{DCO(RSEL,DCO+1)} /f _{DCO(RSEL,DCO)}	2.2 V/3 V	1.03	1.08	1.14	
	Duty cycle	Measured at P1.4/SMCLK	2.2 V/3 V	40	50	60	%

Calibrated DCO Frequencies - Tolerance at Calibration

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
Frequency tolerance at calibration		25°C	3 V	-1	±0.2	+1	%
f _{CAL(1MHz)} 1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	25°C	3 V	0.990	1	1.010	MHz
f _{CAL(8MHz)} 8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	25°C	3 V	7.920	8	8.080	MHz
f _{CAL(12MHz)} 12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	25°C	3 V	11.88	12	12.12	MHz
f _{CAL(16MHz)} 16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	25°C	3 V	15.84	16	16.16	MHz

Calibrated DCO Frequencies - Tolerance Over Temperature -40°C to 125°C

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
1-MHz tolerance over temperature		-40°C to 125°C	3 V	-2.5	±1.25	+2.5	%
8-MHz tolerance over temperature		-40°C to 125°C	3 V	-5	±1.25	+5	%
12-MHz tolerance over temperature		-40°C to 125°C	3 V	-5	±1.25	+2.5	%
16-MHz tolerance over temperature		-40°C to 125°C	3 V	-6.25	±2.0	+3	%
f _{CAL(1MHz)} 1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	-40°C to 125°C	2.2 V	0.97	1	1.03	MHz
			3 V	0.975	1	1.025	
			3.6 V	0.97	1	1.03	
f _{CAL(8MHz)} 8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	-40°C to 125°C	2.2 V	7.6	8	8.4	MHz
			3 V	7.6	8	8.4	
			3.6 V	7.6	8	8.4	
f _{CAL(12MHz)} 12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	-40°C to 125°C	2.2 V	11.6	12	12.3	MHz
			3 V	11.6	12	12.3	
			3.6 V	11.6	12	12.3	
f _{CAL(16MHz)} 16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	-40°C to 125°C	3 V	15	16	16.48	MHz
			3.6 V	15	16	16.48	

Calibrated DCO Frequencies - Tolerance Over Supply Voltage V_{CC}

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
1-MHz tolerance over V_{CC}			25°C	1.8 V to 3.6 V	-3	±2	+3	%
8-MHz tolerance over V_{CC}			25°C	1.8 V to 3.6 V	-3	±2	+3	%
12-MHz tolerance over V_{CC}			25°C	2.2 V to 3.6 V	-4	±2	+3	%
16-MHz tolerance over V_{CC}			25°C	3 V to 3.6 V	-6.25	±2	+3	%
$f_{CAL(1MHz)}$	1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	25°C	1.8 V to 3.6 V	0.97	1	1.03	MHz
$f_{CAL(8MHz)}$	8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	25°C	1.8 V to 3.6 V	7.76	8	8.24	MHz
$f_{CAL(12MHz)}$	12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	25°C	2.2 V to 3.6 V	11.64	12	12.36	MHz
$f_{CAL(16MHz)}$	16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	25°C	3 V to 3.6 V	15	16	16.48	MHz

Calibrated DCO Frequencies - Overall Tolerance

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
1-MHz tolerance overall			1.8 V to 3.6 V	-5	±2.5	+5	%
8-MHz tolerance overall			1.8 V to 3.6 V	-5	±2.5	+5	%
12-MHz tolerance overall			2.2 V to 3.6 V	-5	±2.5	+5	%
16-MHz tolerance overall			3 V to 3.6 V	-6.25	±3	+6.25	%
$f_{CAL(1MHz)}$	1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	1.8 V to 3.6 V	0.95	1	1.05	MHz
$f_{CAL(8MHz)}$	8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	1.8 V to 3.6 V	7.6	8	8.4	MHz
$f_{CAL(12MHz)}$	12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	2.2 V to 3.6 V	11.4	12	12.6	MHz
$f_{CAL(16MHz)}$	16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	3 V to 3.6 V	15	16	17	MHz

Typical Characteristics - Calibrated 1-MHz DCO Frequency




Figure 12.




Figure 13.

Wake-Up From Lower-Power Modes (LPM3/4)⁽¹⁾

over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
$t_{\text{DCO,LPM3/4}}$ DCO clock wake-up time from LPM3/4 ⁽²⁾	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ	2.2 V/3 V			2	μs
	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ				1.5	
	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ				1	
	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ	3 V			1	
$t_{\text{CPU,LPM3/4}}$ CPU wake-up time from LPM3/4 ⁽³⁾				$1 / f_{\text{MCLK}} + t_{\text{Clock,LPM3/4}}$		

- (1) Parameters are characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.
- (2) The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).
- (3) Parameter applicable only if DCOCLK is used for MCLK.

Typical Characteristics - DCO Clock Wake-Up Time From LPM3/4




Figure 14.

Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾⁽²⁾

 over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT	
f _{LFXT1,LF}	LFXT1 oscillator crystal frequency, LF mode 0, 1	1.8 V to 3.6 V		32768		Hz	
f _{LFXT1,LF,logic}	LFXT1 oscillator logic level square wave input frequency, LF mode	1.8 V to 3.6 V	10000	32768	50000	Hz	
O _{A,LF}	Oscillation allowance for LF crystals	XTS = 0, LFXT1Sx = 0, f _{LFXT1,LF} = 32768 Hz, C _{L,eff} = 6 pF	500			kΩ	
			200				
C _{L,eff}	Integrated effective load capacitance, LF mode ⁽³⁾	XTS = 0, XCAPx = 0	1			pF	
			5.5				
			8.5				
			11				
	Duty cycle, LF mode	XTS = 0, Measured at P1.0/ACLK, f _{LFXT1,LF} = 32768 Hz	2.2 V/3 V	30	50	70	%
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽⁴⁾	XTS = 0, LFXT1Sx = 3 ⁽⁵⁾	2.2 V/3 V	10		10000	Hz

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Crystal oscillator cannot be operated beyond 105°C. Parameters are characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.
- (3) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (4) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (5) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	T _A	V _{CC}	MIN	TYP	MAX	UNIT
f _{VLO}	-40°C to 85°C	2.2 V/3 V	4	12	20	kHz
	125°C		22			
df _{VLO} /dT	-40°C to 125°C	2.2 V/3 V	0.68			%/°C
df _{VLO} /dV _{CC}	25°C	1.8 V to 3.6 V	4			%/V

- (1) Calculated using the box method:
(MAX(-40 to 125°C) - MIN(-40 to 125°C)) / MIN(-40 to 125°C) / (125°C - (-40°C))
- (2) Calculated using the box method: (MAX(1.8 to 3.6 V) - MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V - 1.8 V)

Timer_A

 over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{TA}	Internal: SMCLK, ACLK External: TACLK, INCLK Duty cycle = 50% ± 10%	2.2 V			10	MHz
		3 V			16	
t _{TA,cap}	TA0, TA1	2.2 V/3 V	20			ns

- (1) Parameter characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.

USI, Universal Serial Interface⁽¹⁾

over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER		TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
f_{USI}	USI clock frequency	External: SCLK, Duty cycle = 50% \pm 10%, SPI slave mode	2.2 V			10	MHz
			3 V			16	
$V_{OL,I2C}$	Low-level output voltage on SDA and SCL	USI module in I2C mode, $I_{(OLmax)} = 1.5\text{ mA}$	2.2 V/3 V	V_{SS}		$V_{SS} + 0.4$	V

(1) Parameters are characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.

Typical Characteristics, USI Low-Level Output Voltage on SDA and SCL




Figure 15.




Figure 16.

SD16_A, Power Supply and Recommended Operating Conditions⁽¹⁾

 over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
AV_{CC}	Analog supply voltage range			2.5		3.6	V
I_{SD16}	Analog supply current including internal reference	SD16LP = 0, $f_{SD16} = 1$ MHz, SD16OSR = 256	GAIN: 1,2	-40°C to 85°C	730	1050	μA
				105°C		1170	
			GAIN: 4,8,16	-40°C to 85°C	810	1150	
				105°C		1300	
		GAIN: 32	-40°C to 85°C	1160	1700		
			105°C		1850		
		SD16LP = 1, $f_{SD16} = 0.5$ MHz, SD16OSR = 256	GAIN: 1	-40°C to 85°C	720	1030	
				105°C		1160	
GAIN: 32	-40°C to 85°C	810	1150				
	105°C		1300				
f_{SD16}	SD16LP = 0 (Low power mode disabled)		3 V	0.03	1	1.1	MHz
	SD16LP = 1 (Low power mode enabled)			0.03	0.5		

 (1) Parameters are characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.

SD16_A, Input Range⁽¹⁾

 over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT	
$V_{ID,FSR}$	Bipolar mode, SD16UNI = 0		$-(V_{REF}/2)/\text{GAIN}$		$+(V_{REF}/2)/\text{GAIN}$	mV	
	Unipolar mode, SD16UNI = 1		0		$+(V_{REF}/2)/\text{GAIN}$		
V_{ID}	SD16REFON = 1		SD16GAINx = 1		± 500	mV	
			SD16GAINx = 2		± 250		
			SD16GAINx = 4		± 125		
			SD16GAINx = 8		± 62		
			SD16GAINx = 16		± 31		
			SD16GAINx = 32		± 15		
Z_I	Input impedance (one input pin to AV_{SS})	$f_{SD16} = 1$ MHz	SD16GAINx = 1	3 V	200	k Ω	
					SD16GAINx = 32		75
Z_{ID}	Differential input impedance (IN+ to IN-)	$f_{SD16} = 1$ MHz	SD16GAINx = 1	3 V	300	400	k Ω
					SD16GAINx = 32	100	
V_I	Absolute input voltage range		$AV_{SS} - 0.1$		AV_{CC}	V	
V_{IC}	Common-mode input voltage range		$AV_{SS} - 0.1$		AV_{CC}	V	

 (1) Parameters are characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.

 (2) The analog input range depends on the reference voltage applied to V_{REF} . If V_{REF} is sourced externally, the full-scale range is defined by $V_{FSR+} = +(V_{REF}/2)/\text{GAIN}$ and $V_{FSR-} = -(V_{REF}/2)/\text{GAIN}$. The analog input range should not exceed 80% of V_{FSR+} or V_{FSR-} .

SD16_A, SINAD Performance ($f_{SD16} = 1$ MHz, SD16OSRx = 1024, SD16REFON = 1)⁽¹⁾

 over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	UNIT
SINAD ₁₀₂₄ Signal-to-noise + distortion ratio (OSR = 1024)	SD16GAINx = 1, Signal amplitude: V _{IN} = 500 mV, Signal frequency: f _{IN} = 100 Hz	3 V	86	87	dB
	SD16GAINx = 2, Signal amplitude: V _{IN} = 250 mV, Signal frequency: f _{IN} = 100 Hz		82	83	
	SD16GAINx = 4, Signal amplitude: V _{IN} = 125 mV, Signal frequency: f _{IN} = 100 Hz		78	79	
	SD16GAINx = 8, Signal amplitude: V _{IN} = 62 mV, Signal frequency: f _{IN} = 100 Hz		73	74	
	SD16GAINx = 16, Signal amplitude: V _{IN} = 31 mV, Signal frequency: f _{IN} = 100 Hz		68	69	
	SD16GAINx = 32, Signal amplitude: V _{IN} = 15 mV, Signal frequency: f _{IN} = 100 Hz		62	63	

 (1) Parameters are characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.

SD16_A, SINAD Performance ($f_{SD16} = 1$ MHz, SD16OSRx = 256, SD16REFON = 1)⁽¹⁾

 over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	UNIT
SINAD ₂₅₆ Signal-to-noise + distortion ratio (OSR = 256)	SD16GAINx = 1, Signal amplitude: V _{IN} = 500 mV, Signal frequency: f _{IN} = 100 Hz	3 V	82	83	dB
	SD16GAINx = 2, Signal amplitude: V _{IN} = 250 mV, Signal frequency: f _{IN} = 100 Hz		76	77	
	SD16GAINx = 4, Signal amplitude: V _{IN} = 125 mV, Signal frequency: f _{IN} = 100 Hz		71	72	
	SD16GAINx = 8, Signal amplitude: V _{IN} = 62 mV, Signal frequency: f _{IN} = 100 Hz		67	68	
	SD16GAINx = 16, Signal amplitude: V _{IN} = 31 mV, Signal frequency: f _{IN} = 100 Hz		63	64	
	SD16GAINx = 32, Signal amplitude: V _{IN} = 15 mV, Signal frequency: f _{IN} = 100 Hz		57	58	

 (1) Parameters are characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.

Typical Characteristics, SD16_A SINAD Performance Over OSR




Figure 17.

SD16_A, Performance ($f_{SD16} = 1 \text{ MHz}$, $SD16OSRx = 256$, $SD16REFON = 1$)⁽¹⁾

over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT	
G	Nominal gain	3 V	0.97	1.00	1.02		
			SD16GAINx = 2	1.90	1.96		2.02
			SD16GAINx = 4	3.76	3.86		3.96
			SD16GAINx = 8	7.36	7.62		7.84
			SD16GAINx = 16	14.56	15.04		15.52
			SD16GAINx = 32	27.20	28.35		29.76
$\Delta G/\Delta T$	Gain temperature drift	SD16GAINx = 1 ⁽²⁾	3 V			15	ppm/ $^\circ\text{C}$
E_{OS}	Offset error	3 V				± 0.2	%FSR
						± 1.5	
$\Delta E_{OS}/\Delta T$	Offset error temperature coefficient	3 V				± 4	ppm FSR/ $^\circ\text{C}$
						± 20	
CMRR	Common-mode rejection ratio	3 V	SD16GAINx = 1, Common-mode input signal: $V_{ID} = 500 \text{ mV}$, $f_{IN} = 50 \text{ Hz}$, 100 Hz			>90	dB
			SD16GAINx = 32, Common-mode input signal: $V_{ID} = 16 \text{ mV}$, $f_{IN} = 50 \text{ Hz}$, 100 Hz			>75	
DC PSRR	DC power supply rejection	SD16GAINx = 1, $V_{IN} = 500 \text{ mV}$, $V_{CC} = 2.5 \text{ V to } 3.6 \text{ V}$ ⁽³⁾	2.5 V to 3.6 V			0.35	%/V
AC PSRR	AC power supply rejection ratio	SD16GAINx = 1, $V_{CC} = 3 \text{ V} \pm 100 \text{ mV}$, $f_{IN} = 50 \text{ Hz}$	3 V			>80	dB

(1) Parameters are characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.

(2) Calculated using the box method: $(\text{MAX}(-40^\circ\text{C to } 85^\circ\text{C}) - \text{MIN}(-40^\circ\text{C to } 85^\circ\text{C})) / \text{MIN}(-40^\circ\text{C to } 85^\circ\text{C}) / (85^\circ\text{C} - (-40^\circ\text{C}))$

(3) Calculated using the ADC output code and the box method:

$(\text{MAX-code}(2.5 \text{ V to } 3.6 \text{ V}) - \text{MIN-code}(2.5 \text{ V to } 3.6 \text{ V})) / \text{MIN-code}(2.5 \text{ V to } 3.6 \text{ V}) / (3.6 \text{ V} - 2.5 \text{ V})$

SD16_A, Built-In Voltage Reference⁽¹⁾

over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
V_{REF}	Internal reference voltage		3 V	1.14	1.20	1.26	V
I_{REF}	Reference supply current	-40°C to 85°C	3 V		190	280	μA
		105°C	3 V			295	
TC	Temperature coefficient		3 V		18	50	ppm/ $^\circ\text{C}$
C_{REF}	V_{REF} load capacitance				100		nF
I_{LOAD}	$V_{REF(I)}$ maximum load current		3 V			± 200	nA
t_{ON}	Turn-on time	SD16REFON = 0 \rightarrow 1, SD16VMIDON = 0, $C_{REF} = 100$ nF	3 V		5		ms
DC PSR	DC power supply rejection $\Delta V_{REF}/\Delta V_{CC}$	SD16REFON = 1, SD16VMIDON = 0, $V_{CC} = 2.5$ V to 3.6 V	2.5 V to 3.6 V		100		$\mu\text{V}/\text{V}$

(1) Parameters are characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.

(2) There is no capacitance required on V_{REF} . However, a capacitance of at least 100 nF is recommended to reduce any reference voltage noise.

SD16_A, Reference Output Buffer⁽¹⁾

over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER	TEST CONDITIONS	T_A	V_{CC}	MIN	TYP	MAX	UNIT
$V_{REF,BUF}$	Reference buffer output voltage		3 V		1.2		V
$I_{REF,BUF}$	Reference supply + reference output buffer quiescent current	-40°C to 85°C	3 V		385	600	μA
		105°C				660	
$C_{REF(O)}$	Required load capacitance on V_{REF}			470			nF
$I_{LOAD,Max}$	Maximum load current on V_{REF}		3 V			± 1	mA
	Maximum voltage variation vs load current	$ I_{LOAD} = 0$ to 1 mA	3 V	-15		+15	mV
t_{ON}	Turn on time	SD16REFON = 0 \rightarrow 1, SD16VMIDON = 1, $C_{REF} = 470$ nF	3 V		100		μs

(1) Parameters are characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.

SD16_A, External Reference Input⁽¹⁾

over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
$V_{REF(I)}$	Input voltage range	3 V	1	1.25	1.5	V
$I_{REF(I)}$	Input current	3 V			50	nA

(1) Parameters are characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.

SD16_A, Temperature Sensor⁽¹⁾⁽²⁾

over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER		TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
TC_{Sensor}	Sensor temperature coefficient			1.18	1.32	1.46	mV/ $^\circ\text{C}$
$V_{\text{Offset,Sensor}}$	Sensor offset voltage			-100		100	mV
V_{Sensor}	Sensor output voltage ⁽³⁾	Temperature sensor voltage at $T_A = 85^\circ\text{C}$	3 V	435	475	515	mV
		Temperature sensor voltage at $T_A = 25^\circ\text{C}$		355	395	435	
		Temperature sensor voltage at $T_A = 0^\circ\text{C}$		320	360	400	

(1) Values are not based on calculations using TC_{Sensor} or $V_{\text{Offset,sensor}}$ but on measurements.

(2) Parameters are characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.

(3) The following formula can be used to calculate the temperature sensor output voltage:

$$V_{\text{Sensor,typ}} = TC_{\text{Sensor}} (273 + T [^\circ\text{C}]) + V_{\text{Offset,sensor}} [\text{mV}] \text{ or}$$

$$V_{\text{Sensor,typ}} = TC_{\text{Sensor}} T [^\circ\text{C}] + V_{\text{Sensor}(T_A = 0^\circ\text{C})} [\text{mV}]$$

Flash Memory⁽¹⁾⁽²⁾

over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER		TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
$V_{CC(\text{PGM/ERASE})}$	Program and erase supply voltage			2.2		3.6	V
f_{FTG}	Flash timing generator frequency			257		476	kHz
I_{PGM}	Supply current from V_{CC} during program		2.2 V/3.6 V		1	5	mA
I_{ERASE}	Supply current from V_{CC} during erase		2.2 V/3.6 V		1	7	mA
t_{CPT}	Cumulative program time ⁽³⁾		2.2 V/3.6 V			10	ms
t_{CMErase}	Cumulative mass erase time		2.2 V/3.6 V	20			ms
	Program/erase endurance	$-40^\circ\text{C} \leq T_J \leq 105^\circ\text{C}$		10^4	10^5		cycles
$t_{\text{Retention}}$	Data retention duration	$T_J = 25^\circ\text{C}$		100			years
t_{Word}	Word or byte program time	See ⁽⁴⁾			30		t_{FTG}
$t_{\text{Block, 0}}$	Block program time for first byte or word	See ⁽⁴⁾			25		t_{FTG}
$t_{\text{Block, 1-63}}$	Block program time for each additional byte or word	See ⁽⁴⁾			18		t_{FTG}
$t_{\text{Block, End}}$	Block program end-sequence wait time	See ⁽⁴⁾			6		t_{FTG}
$t_{\text{Mass Erase}}$	Mass erase time	See ⁽⁴⁾			10593		t_{FTG}
$t_{\text{Seg Erase}}$	Segment erase time	See ⁽⁴⁾			4819		t_{FTG}

(1) Parameters are characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.

(2) Additional flash retention documentation located in application report ([SLAA392](#)).

(3) The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

(4) These values are hardwired into the Flash Controller's state machine ($t_{\text{FTG}} = 1/f_{\text{FTG}}$).

RAM⁽¹⁾

over recommended ranges of supply voltage and up to operating free-air temperature $T_A = 105^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$V_{(\text{RAMh})}$	RAM retention supply voltage ⁽²⁾	CPU halted	1.6		V

(1) Parameters are characterized up to $T_A = 105^\circ\text{C}$ unless otherwise noted.

(2) This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		V _{CC}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V/3 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse length ⁽¹⁾	2.2 V/3 V	0.025		15	μs
t _{SBW,En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge ⁽²⁾)	2.2 V/3 V			1	μs
t _{SBW,Ret}	Spy-Bi-Wire return to normal operation time	2.2 V/3 V	15		100	μs
f _{TCK}	TCK input frequency ⁽³⁾	2.2 V	0		5	MHz
		3 V	0		10	MHz
R _{Internal}	Internal pulldown resistance on TEST	2.2 V/3 V	25	60	90	kΩ

(1) Parameters are characterized up to T_A = 105°C unless otherwise noted.

(2) Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

(3) f_{TCK} may be restricted to meet the timing requirements of the module selected.

JTAG Fuse⁽¹⁾


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V _{CC(FB)}	Supply voltage during fuse-blow condition	T _A = 25°C	2.5		V
V _{FB}	Voltage level on TEST for fuse blow		6	7	V
I _{FB}	Supply current into TEST during fuse blow			100	mA
t _{FB}	Time to blow fuse			1	ms


(1) Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.

APPLICATION INFORMATION


Port P1 (P1.0) Pin Schematics



Port P1 (P1.1) Pin Schematics



Port P1 (P1.2) Pin Schematics



Port P1 (P1.3) Pin Schematics




Table 13. Port P1 (P1.0 to P1.3) Pin Functions

PIN NAME (P1.x)	x	FUNCTION	CONTROL BITS / SIGNALS ⁽¹⁾⁽²⁾			
			P1DIR.x	P1SEL.x	SD16AE.x	INCHx
P1.0/TACLK/ACLK/A0+	0	P1.0 ⁽³⁾ input/output	0/1	0	0	N/A
		Timer_A2.TACLK/INCLK	0	1	0	N/A
		ACLK	1	1	0	N/A
		A0+ ⁽⁴⁾	X	X	1	0
P1.1/TA0/A0-/A4+	1	P1.1 ⁽³⁾ input/output	0/1	0	0	N/A
		Timer_A2.CCI0A	0	1	0	N/A
		Timer_A2.TA0	1	1	0	N/A
		A0- ⁽⁴⁾⁽⁵⁾	X	X	1	0
		A4+ ⁽⁴⁾	X	X	1	4
P1.2/TA1/A1+/A4-	2	P1.2 ⁽³⁾ input/output	0/1	0	0	N/A
		Timer_A2.CCI1A	0	1	0	N/A
		Timer_A2.TA1	1	1	0	N/A
		A1+ ⁽⁴⁾	X	X	1	1
		A4- ⁽⁴⁾⁽⁵⁾	X	X	1	4
P1.3/VREF/A1-	3	P1.3 ⁽³⁾ input/output	0/1	0	0	N/A
		VREF	X	1	0	N/A
		A1- ⁽⁴⁾⁽⁵⁾	X	X	1	1

(1) X = Don't care


(2) N/A = Not available or not applicable

(3) Default after reset (PUC/POR)


(4) Setting the SD16AE.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(5) With SD16AE.x = 0 the negative inputs are connected to VSS if the corresponding input is selected.


Port P1 (P1.4) Pin Schematics



Port P1 (P1.5) Pin Schematics



Port P1 (P1.6) Pin Schematics



Port P1 (P1.7) Pin Schematics




Table 14. Port P1 (P1.4 to P1.7) Pin Functions

PIN NAME (P1.x)	x	FUNCTION	CONTROL BITS / SIGNALS ⁽¹⁾⁽²⁾					
			P1DIR.x	P1SEL.x	USIP.x	SD16AE.x	INCHx	JTAG Mode
P1.4/SMCLK/A2+/TCK	4	P1.4 ⁽³⁾ input/output	0/1	0	N/A	0	N/A	0
		N/A	0	1	N/A	0	N/A	0
		SMCLK	1	1	N/A	0	N/A	0
		A2+ ⁽⁴⁾	X	X	N/A	1	2	0
		TCK ⁽⁵⁾	X	X	N/A	X	X	1
P1.5/TA0/SCLK/A2-/TMS	5	P1.5 ⁽³⁾ input/output	0/1	0	0	0	N/A	0
		N/A	0	1	0	0	N/A	0
		Timer_A2.TA0	1	1	0	0	N/A	0
		SCLK	X	X	1	0	N/A	0
		A2- ⁽⁴⁾⁽⁶⁾	X	X	X	1	2	0
		TMS ⁽⁵⁾	X	X	X	X	X	1
P1.6/TA1/SDO/SCL/A3+/TDI	6	P1.6 ⁽³⁾ input/output	0/1	0	0	0	N/A	0
		Timer_A2.CCI1B	0	1	0	0	N/A	0
		Timer_A2.TA1	1	1	0	0	N/A	0
		SDO (SPI) / SCL (I2C)	X	X	1	0	N/A	0
		A3+ ⁽⁴⁾	X	X	X	1	3	0
		TDI ⁽⁵⁾	X	X	X	X	X	1
P1.7/SDI/SDA/A3-/TDO/TDI	7	P1.7 ⁽³⁾ input/output	0/1	0	0	0	N/A	0
		N/A	0	1	0	0	N/A	0
		DVSS	1	1	0	0	N/A	0
		SDI (SPI) / SDA (I2C)	X	X	1	0	N/A	0
		A3- ⁽⁴⁾⁽⁶⁾	X	X	X	1	3	0
		TDO/TDI ⁽⁵⁾⁽⁷⁾	X	X	X	X	X	1

(1) X = Don't care

(2) N/A = Not available or not applicable

(3) Default after reset (PUC/POR)

(4) Setting the SD16AE.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(5) In JTAG mode the internal pullup/down resistors are disabled.

(6) With SD16AE.x = 0 the negative inputs are connected to VSS if the corresponding input is selected.

(7) Function controlled by JTAG

Port P2 (P2.6) Pin Schematics




Table 15. Port P2 (P2.6) Pin Functions

PIN NAME (P2.x)	x	FUNCTION	CONTROL BITS / SIGNALS	
			P2DIR.x	P2SEL.x
P2.6/XIN/TA1	6	P2.6 input/output	0/1	0
		XIN ⁽¹⁾⁽²⁾	0	1
		Timer_A2.TA1	1	1

(1) Default after reset (PUC/POR)

(2) XIN is used as digital clock input if the bits LFX1Sx in register BCSCCTL3 are set to 11.

Port P2 (P2.7) Pin Schematics






Table 16. Port P2 (P2.7) Pin Functions

PIN NAME (P2.x)	x	FUNCTION	CONTROL BITS / SIGNALS	
			P2DIR.x	P2SEL.x
P2.7/XOUT	7	P2.7 input/output	0/1	0
		DVSS	0	1
		XOUT ⁽¹⁾⁽²⁾	1	1

(1) Default after reset (PUC/POR)

(2) If the pin P2.7/XOUT is used as an input a current can flow until P2SEL.7 is cleared due to the oscillator output driver connection to this pin after reset.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430F2013QRSATEP	ACTIVE	QFN	RSA	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M430F 2013Q	
V62/11613-01XE	ACTIVE	QFN	RSA	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	M430F 2013Q	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MSP430F2013-EP :

- Catalog: [MSP430F2013](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F2013QRSATEP	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F2013QRSATEP	QFN	RSA	16	250	210.0	185.0	35.0

RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4205141/D 06/11


- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - Quad Flatpack, No-leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Falls within JEDEC MO-220.

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206364-2/0 09/15

NOTES:

- A. All linear dimensions are in millimeters

RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4207807/G 09/15

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for solder mask tolerances.

重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司